Searching jobs…
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
San Jose, California, United States 2 postings
Pay posted by employer$143,800–$230,000 USD per year
Job duties include: Architect and develop scalable and reusable Testbench environment using the framework of Verification Methodologies. Drive Test plans for all features for Block/Core/SOC and Write Functional coverage for these …
Bengaluru, India
Job Description: · Architect and develop scalable and reusable Testbench environment using the framework of Verification Methodologies. · Drive Test plans for all features for Block/Core/SOC and Write Functional coverage for …
San Jose, California, United States
Pay posted by employer$143,800–$230,000 USD per year
Responsibilities: Architect and develop scalable and reusable Testbench environment using the framework of Verification Methodologies. Drive Test plans for all features for Block/Core/SOC and Write Functional coverage for these …
Bengaluru, India
… for these features. · Architect and develop scalable and re-usable test benches, using the framework of the verification methodology · Build pseudo-random tests to verify and get full Functional coverage · Debug Regression …
San Jose, California, United States 2 postings
Pay posted by employer$121,900–$195,000 USD per year
… for these features. Architect and develop scalable and re-usable test benches, using the framework of the verification methodology Build pseudo-random tests to verify and get full Functional coverage Debug Regression failures, …
Bengaluru, India
… features, participate in Reviews · Write scalable and re-usable test benches, using the framework of the verification methodology · Develop Pseudo-random tests to verify and get to full Functional Coverage · Debug Regression …
Bengaluru, India 2 postings
… features, participate in Reviews · Write scalable and re-usable test benches, using the framework of the verification methodology · Develop Pseudo-random tests to verify and get to full Functional Coverage · Debug Regression …
USA-Mendota Heights-Northland
Pay posted by employer$109,700–$175,500 USD per year
Senior Digital / Mixed-Signal IC Design or Verification Engineer Location: Mendota Heights, MN or Broomfield, CO Job Description Summary …
Yishun New Town, Singapore
… Requirements Education & Experience: Bachelor’s Degree in Electronic Engineering. 2 to 3 years of hands-on IC layout experience Technical Skills: Solid grasp of Standard Cell, Memory, or Analog/Mixed-Signal layout …
Colorado Springs, Colorado, United States +1 location
Pay posted by employer$143,800–$230,000 USD per year
Broadcom is searching for a Digital IC Design Engineer to join the Data Center Solutions Group. This position involves working with the latest …
Bengaluru, India 3 postings
In this role, the Engineer will apply and lead Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous …
Bengaluru, India 2 postings
In this role, the Engineer will apply and lead Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous …
Chandler, Arizona, United States +4 locations
Pay posted by employer$143,800–$230,000 USD per year
Broadcom Central Engineering is looking for an engineer to help with the development, installation, and testing of silicon verification decks, primarily Calibre, …
Colorado Springs, Colorado, United States +1 location
Broadcom is searching for a Digital IC Design Engineer to join the Data Center Solutions Group. This position involves working with the latest …
Yishun New Town, Singapore
Job Description Summary – PCD Validation Engineer An exciting position in the explosive growth area of Data Center Enterprise Storage responsible for …
San Jose, California, United States
Pay posted by employer$120,000–$192,000 per year
… interposers starting with custom routing for high speed interfaces, bump map design , routing and physical verification and tapeout to the foundries. As part of your job you will be interacting with packaging , signal …
Irvine, California, United States +1 location
… review, CDC checks, Lint checks, RTL/gate level simulations & silicon debugging scripting for various IC design tasks such as STA, equivalency checks, test bench, simulations, synthesis, etc. prepare block level …
Irvine, California, United States +1 location
Pay posted by employer$121,900–$195,000 USD per year
… design partitioning, and block pin assignment. Perform block PnR, timing closure, and physical verification. Perform block IR/EM analysis. Experience with chip level IR/EM analysis is a big plus. Familiar with …
San Jose, California, United States
Pay posted by employer$120,000–$192,000 per year
Engineer will be responsible for verification of complex switch designs. Responsibilities will include creating …
San Jose, California, United States
Pay posted by employer$108,000–$172,800 per year
Engineer will be responsible for verification of complex switch designs. Responsibilities will include creating …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.
