ASIC Design Verification Engineer || Verilog, UVM, Testbench | Simulation || Exp 7+ years
Bengaluru, India
Searching jobs…
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Bengaluru, India
Bengaluru, India +1 location
… Experience with industry-standard EDA tools for layout and design Preferred Qualifications Experience in ASIC package design, including pinout optimization and high-speed routing Knowledge of silicon floor planning, …
Caesarea, Israel
Carlsbad, California, United States +1 location
Pay posted by employer$192,400–$275,800
… Your Impact Build the optical backbone of the AI revolution. As our High-Speed Analog/Mixed-Signal Design Engineer, you will directly lead the electrical specifications, custom circuit design, and verification strategies …
Bengaluru, India +1 location
… requires the candidate to have the ability to craft solutions and debug with minimal mentorship. You are an ASIC Design for Test Hardware Engineer with 4-8 years of related work experience with a broad mix of …
Bengaluru, India
San Jose, California, United States +5 locations
Pay posted by employer$186,900–$267,700
… and data centers with a fully unified routing and switching portfolio. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our …
San Jose, California, United States +10 locations
Pay posted by employer$186,900–$267,700
… and data centers with a fully unified routing and switching portfolio. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our …
Bengaluru, India +2 locations
Bengaluru, India +1 location
Bengaluru, India
… and efficient performance. • Support testing of design in emulation. • Lead all aspects of and manage the ASIC bring-up process. Minimum Qualifications • Bachelor’s degree or master’s Degree in equivalent experience in …
San Jose, California, United States
Pay posted by employer$233,900–$330,400
… and data centers with a fully unified routing and switching portfolio. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our …
Bengaluru, India +1 location
… being developed in the industry. Your Impact: You will be in the Silicon One development organization as an ASIC Implementation Technical Lead with a primary focus on Design-for-Test. You will work with Front-end RTL …
Bengaluru, India
Pune, India
… including AI/ML workloads, and next-generation data center architectures. Your Impact As a Verification Engineer, you will work with a diverse team of engineers spanning multiple disciplines. At the concept phase you …
Bengaluru, India
… networking company in the world! Your Impact Cisco SiliconOne team is looking for an expert and talented ASIC Engineering Leader. You will have an ASIC design verification background with hands-on experience in System …
Bengaluru, India
… workloads, and next-generation data center architectures. We seek an experienced High Speed AMS Design Engineer to drive full-chip electrical specifications and deliver mixed-signal design for Cisco's silicon photonics …
Bengaluru, India +1 location
… developed in the industry. Your Impact : You will be in the Silicon One development organization as an ASIC Implementation Technical Lead with a primary focus on Design-for-Test. You will work with Front-end RTL …
Pune, India +1 location
… outcomes for 100G, 200G, and 400G optical interconnects. This role involves managing the full ASIC lifecycle, from architectural conception and RTL-based design of CPU subsystems and data path interfaces to …
Pune, India +1 location
… outcomes for 100G, 200G, and 400G optical interconnects. This role involves managing the full ASIC lifecycle, from architectural conception and RTL-based design of CPU subsystems and data path interfaces to …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.