Searching jobs…
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
China, Shanghai
… working flow and build infrastructure for better automation, efficiency. Work in a combined design and verification team and develops test facilities for quality assurance. Work closely with multiple teams within …
Israel, Tel Aviv +3 locations
… that is responsible to our environment. The NVIDIA System-On-Chip (SOC) group is looking for a top ASIC Engineer with a curiosity about SOC design automation, RTL integration, chip build and assembly, and …
India, Bengaluru
… at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips. We are looking for …
India, Bengaluru
We are seeking a Front-End Integration Engineer for the NIC Silicon group. Join our team at NVIDIA's Networking business unit and be part of the innovative …
Israel, Yokneam +1 location
… at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most sophisticated semiconductor chips. We are …
Israel, Yokneam +1 location
We are hiring a skilled DPU Performance Validation Engineer for our DPU product lines. This includes chip architecture performance characterization, debug, and …
Israel, Tel Aviv +1 location
… of Switch u/arch Team, you will collaborate with Architects, Performance Engineers, Software Engineers, ASIC Design Engineers, and Physical Design teams to study and implement power analysis and reduction techniques …
Israel, Yokneam
NVIDIA Networking System Product Engineering group is looking for an excellent Software Engineer. The position requires an understanding of HW and SW to provide stable, efficient, smoothly running …
US, OR, Hillsboro +3 locations
We are now looking for a Senior CPU Design Methodology Engineer! The complexity of chip development has greatly increased over the years. We are now packing tens of …
US, CA, Santa Clara
… at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips. What you'll be …
Israel, Yokneam
NVIDIA Analog Layout design team is looking for a Senior Analog Layout Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling challenge …
Israel, Tel Aviv
NVIDIA Switches ASIC group is seeking a top-tier ASIC technical manager to lead the development of our next-generation ASICs. …
US, CA, Santa Clara +1 location
… adoption by joining NVIDIA's Advanced Technology Group! We are looking for a Full-Chip RTL Integration Engineer to join our dynamic and growing FE-ASIC development team. In this role, you will be responsible for …
India, Bengaluru
… all the pieces for a given defined project milestone and deliver the model to relevant teams for further verification at cluster/sub-system/SOC/emulation levels. What we need to see: BS (or equivalent experience) / MS with 3+ …
Taiwan, Hsinchu +1 location
… life’s work, to amplify human creativity and intelligence. We are looking for a Senior Mask Layout Design Engineer, someone who is excited to join a growing and dynamic group of diverse individuals responsible for handling …
Taiwan, Hsinchu +1 location
We are looking for a Senior Mask Layout Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling …
Taiwan, Hsinchu +1 location
… world. This is our life’s work, to amplify human creativity and intelligence. Are you a Mask Layout Design Engineer? If yes, We would love to hear from you! We are looking for a Senior Mask Layout Design Engineer, someone …
Taiwan, Hsinchu
. We are now looking for VLSI Physical Design Engineer (RDSS Intern) in Taiwan, Hsinchu Office. We utilize latest process technology, advanced EDA tools, and …
US, CA, Santa Clara
Are you passionate about DGX systems connecting multiple ASIC chips together, FPGA prototyping, and hardware emulation? Are you interested in pushing the boundaries of …
US, CA, Santa Clara +3 locations
… itself over two decades, inventing the GPU in 1999 to reshape PC gaming and modern computer graphics. As an engineer in our EDA Workflow Optimization team, you will partner closely with our engineering teams worldwide. You …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.
