System Design Engineer · AnywhereEdit
Filters
Work arrangement
Work arrangement
Schedule
Schedule
Employment type
Employment type
Seniority
Seniority
Employer
Employer

More employers match. Refine your search to find them.

1,000+ matching jobs for “System Design Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Thermo Fisher Scientific

Staff Engineer, Systems Design – Flow Cytometry

Singapore, Singapore

… Join our Flow Cytometry engineering team as a technical leader shaping product concepts into coherent system designs. You will lead front-end systems engineering for complex scientific instrumentation, translating …

Added Oct 26, 2026

RTX

Senior Digital Hardware Design Engineer - Onsite

McKinney, Texas, United States

… missiles/effectors, radars, and electronic warfare systems. The team leverages digital, analog, and power design skills to provide support throughout the product lifecycle from architecture and design through production …

Added Oct 27, 2026

GE Vernova

Senior Engineer - Control System Performance (m/f/d)

Stafford, England, United Kingdom +3 locations

… and protection solutions are essential to enabling safe, efficient, and reliable operation and overall system performance. GE Vernova’s Grid Systems Integration business is looking for an experienced Senior Engineer - …

Added Oct 27, 2026

Intel

Microarchitecture and Design Engineer - AI SoC

Santa Clara, California, United States +1 location

  • Full time
  • Regular

Pay posted by employer$164,470–$311,890 USD per year

… and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something …

Added Oct 27, 2026

Marvell Technology

Senior Principal Digital IC Design Engineer

Santa Clara, California, United States

  • Full time
  • Regular

… In this role you’ll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high speed interconnects in hyperscaler data centers. These …

Added Nov 3, 2026

Cisco Systems

ASIC Design Verification Engineer, Technical Leader

San Jose, California, United States

Pay posted by employer$186,900–$267,700

… and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and …

Added Oct 27, 2026

KLA

R&D System Integration

Migdal Ha‘Emeq, Northern District, Israel

… priorities by delivering high-impact work across your area of expertise. We are looking for an experienced System Integration Engineer to join our R&D group! Main responsibilities: Implement integration processes for …

Added Nov 1, 2026

Hewlett Packard Enterprise

ASIC Senior Principal Engineer: Design Verification

Bengaluru, Karnataka, India

… develops, modifies and evaluates VLSI components and hardware systems. Determines architecture and logic design, design verification through software developed for component and system simulation, and builds physical …

Added Nov 3, 2026

Marvell Technology

Principal Analog/Mixed-Signal Design Engineer

Westlake Village, CA

  • Full time
  • Regular

… and mega data center networks. Our world class group leverages our core competencies in advanced circuit design to solve the world’s ever-increasing desire to transmit more data for less power with fewer errors. We are …

Added Nov 3, 2026

Nvidia

Senior System Hardware Architect

Israel, Yokneam +1 location

… and discover how you can build a lasting impact on the world.NVIDIA is looking for a hardware architecture engineer to join the hardware team! Hardware team responsible for full execution of systems, adapters and …

Added Oct 27, 2026

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.

Create your account

Open signup in a full page