1,000+ matching jobs for “QA Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Cisco Systems

ASIC Layout Engineer

Armenia

We are hiring an ASIC Engineer to design and verify standard cells for our next-generation ASICs on innovative FinFET and GAA nodes. You …

Added Oct 31, 2026

Save job

Visa

… closely with project/product team members such as analysts, developers, technical product managers, QA engineers, product owners, network and security engineers, operations personnel, and system engineers. • …

Added Oct 27, 2026

Save job

Quality Engineer

Pune, Maharashtra, India

In person

Job Summary The Quality Engineer is responsible for driving quality Control/Assurance and continuous improvement initiatives across assigned …

Added Oct 27, 2026

Save job

Visa

SW Engineer

Singapore, Singapore

The Software Engineer would be a part of a high-performance global team responsible for the delivery of features in the Resolve …

Added Oct 27, 2026

Save job

Visa

Software Engineer

Singapore, Singapore

Overview: The Software Engineer would be a part of a high-performance global team responsible for the delivery of features in the Resolve …

Added Oct 27, 2026

Save job

Software Quality Engineer

Fort Collins, Colorado, United States

Full time
Reg Employee

Pay posted by employer$59,350–$89,600 USD per year

… conducts load and stress testing to identify bottlenecks and performance issues. • Prepares and maintains QA-related documentation, including test plans, test matrices, and testing reports. • Develops understanding …

Added Oct 12, 2026

Save job

Venture Global

Senior Engineer, Quality

Cameron

Full time
Regular

… Leading and managing third-party contract support as needed during development and implementation of the QA/QC framework. Liaising with Vendors, Contractors and Suppliers as needed to communicate VG QA/QC …

Added Nov 3, 2026

Save job

Product Engineer

Batu Kawan, Pulau Pinang (Penang), Malaysia

Full time
Reg Employee

… System across the value chain, driving Product Qualification/Change Management processes. What a Product Engineer does in HP: Provide resolution and implement engineering solution to product/manufacturing issue Engage R&D …

Added Oct 15, 2026

Save job

Danaher

Product Engineer

Beijing, Hebei, China

Regular

… technical expertise and talent to develop the next generation of life-changing therapeutics. The Product Engineer for Cytiva is responsible for developing and designing custom single use systems within Biotech SUT by …

Added Oct 15, 2026

Save job

Motorola Solutions

Software Engineer

George Town, Penang, Malaysia

… with cross-functional teams, including designers, front-end developers, back-end developers, and QA engineers, to ensure successful project delivery and meet project timelines. Stay updated with emerging …

Added Nov 3, 2026

Save job

Marathon Petroleum

Integrity Engineer

Canonsburg, Pennsylvania +1 location

Full time
Regular

This position will service as a Facilities Mechanical Integrity Engineer focused on Inspection Program Management for NG&NGL along with overseeing inspection services for their …

Added Oct 27, 2026

Save job

Motorola Solutions

DevOps Engineer

Ho Chi Minh City, Ho Chi Minh City (HCMC), Vietnam

As a System Development Engineer, you sit at the high-velocity intersection of Software Engineering and Systems Architecture, building the …

Added Nov 3, 2026

Save job

Fiserv

Integrations Engineer

Nenagh, Ireland

Full time
Regular

Added Nov 3, 2026

Save job

Hartford Insurance Group

Software Engineer

Hartford, Connecticut, United States

Hybrid
Regular

Pay posted by employer$88,000–$132,000

Software Engineer - IE08DE We’re determined to make a difference and are proud to be an insurance company that goes well …

Added Nov 3, 2026

Save job

Hartford Insurance Group

Software Engineer

Hartford, Connecticut, United States

Hybrid
Regular

Pay posted by employer$88,000–$132,000

Software Engineer - IE08DE We’re determined to make a difference and are proud to be an insurance company that goes well …

Added Nov 3, 2026

Save job

GE Vernova

Primary Design Engineer

Stafford, England, United Kingdom +1 location

… HV/EHV substation projects across the globe. We’re looking for an experienced Senior Primary Design Engineer who thrives in a collaborative, multi-disciplinary environment and is passionate about engineering …

Added Oct 27, 2026

Save job

KLA

Algorithm Engineer

Hsinchu, Taiwan, Taiwan

Full time
Regular

Added Oct 15, 2026

Save job

TD Synnex

SiteOps Engineer

Warsaw, Mazovia, Poland +6 locations

Full time
Regular

As a SiteOps Engineer , you will be responsible for managing and resolving incidents and bugs across TD SYNNEX digital platforms. …

Added Oct 27, 2026

Save job

GE Aerospace

Quality Engineer

SuZhou

… the industry reach its carbon-neutral goal for the benefit of us all tomorrow. Role Overview The Quality Engineer PB1 independently leads product and process quality assurance activities and serves as a key quality …

Added Nov 3, 2026

Save job

Visa

Data Engineer

Singapore, Singapore

… sector. They collaborate with cross-functional teams such as product managers, designers, data scientists, QA, operations, and compliance to translate business requirements into robust technical solutions, all while …

Added Oct 27, 2026

Save job

Cisco Systems

ASIC Layout Engineer

Armenia

View job

Save job

Minimum Qualifications · employer excerpt

Bachelor's + 3 years, Master's + 2 years, or PhD of related experience in Electrical Engineering, Computer Engineering or a related field.
First hand standard cell or custom layout experience on FinFET nodes such as TSMC 7nm, 5nm, 3nm or 2nm.
Experience with physical verification and extraction tools such as Calibre, ICV, StarRC or Quantus.
Proficiency in Cadence Virtuoso.

About this opportunity

Original employer description

Meet the Team

We develop the foundation IP behind the Cisco Silicon One platform, which powers the world's most advanced switches and routers. Our international team delivers the standard cell libraries and analog IP that Silicon One ASICs are built on, on groundbreaking process technology.

About the Role

We are hiring an ASIC Engineer to design and verify standard cells for our next-generation ASICs on innovative FinFET and GAA nodes. You will build high-performance cell layouts, take them to clean physical verification, and run library QA checks before release. You will work closely with senior engineers and with the circuit design, characterization and physical design teams. This role offers broad hands-on exposure and a clear path to technical ownership.

What You'll Do

Design standard cell layouts: logic, high-drive, clock, level shifter, tap/boundary and specialty cells.
Optimize cell layouts for density, performance, power, EM and manufacturability.
Run physical verification and fix issues to clean signoff: DRC, LVS, antenna, ERC and extraction.
Run library QA checks and resolve view mismatches across GDS, LEF, Liberty, NDM and CDL.
Develop and maintain scripts for layout, verification and QA (Python, Tcl, SKILL).
Support analog/mixed-signal layout work with the mixed-signal team.
Support the characterization team with extraction and netlist QA, and help prepare library releases.
Debug block-level layout and verification issues with the physical design and STA teams.
Take part in layout and QA reviews and contribute to methodology improvements.

Minimum Qualifications

Bachelor's + 3 years, Master's + 2 years, or PhD of related experience in Electrical Engineering, Computer Engineering or a related field.
First hand standard cell or custom layout experience on FinFET nodes such as TSMC 7nm, 5nm, 3nm or 2nm.
Experience with physical verification and extraction tools such as Calibre, ICV, StarRC or Quantus.
Proficiency in Cadence Virtuoso.

Preferred Qualifications

Analog/mixed-signal design and layout experience, such as PLLs, LDOs, bandgaps, IOs or sensors, including matching, shielding and post-layout simulation.
Experience with standard cell characterization and Liberty modeling, using tools such as PrimeLib, Liberate or SiliconSmart.
Experience with library QA and view consistency checks (GDS, LEF, Liberty, CDL).
Exposure to library release: abstract/LEF and NDM generation and validation in P&R tools.
Scripting in Python, Tcl, SKILL or Perl for design automation.
Familiarity with EM/IR analysis and low-power cells (multi-Vt, power gating, retention).
Strong written and spoken English, and experience working in multi-site teams.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Why this result? · Employer labels

Keywords also found in description

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.