Searching jobs…
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Bengaluru, Karnataka, India
… knowledge. Proficiency in using Cadence tools (Virtuoso Layout, Layout XL, Cadence Schematic Capture, and verification tools - Calibre & Hercules). Strong layout knowledge in advanced submicron FinFET processes, including …
Christchurch, Canterbury, New Zealand
… accurate horizontal and vertical guidance. Working in a team, you will be involved in the specification, design, documentation, and execution of testing of the machine control software and hardware. You will work …
Bengaluru, Karnataka, India
include: ►Interface as the central resource with design, test, application, software and marketing teams as the product(s) move from design to completion and …
Bengaluru, Karnataka, India +1 location
… & Scope, Business Impact). Develop and optimize floorplans (macro placement, IO ring planning, power grid design, congestion/area/timing analysis) Execute place-and-route, clock tree synthesis, and timing closure using …
Santa Clara, California, United States +1 location
Pay posted by employer$105,650–$200,340 USD per year
As a GPU Logic Design Engineer, you will play a vital role in developing cutting-edge graphics IPs required for next-generation …
Santa Clara, California, United States
We are now looking for a motivated Physical Design Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something …
Singapore-Yishun
We are looking for energetic and passionate memory design engineers to join our Central Engineering Group and be part of an elite memory team responsible for the …
Singapore-Yishun
We are looking for energetic and passionate memory design engineers to join our Central Engineering Group and be part of an elite memory team responsible for the …
China, Shanghai
ASIC-PD team is hiring both junior and senior engineers, whose work scope is physical design from RTL to GSDII: design quality check, synthesis, formal check, partitioning, constraint (for both design …
San Jose, California, United States
Pay posted by employer$143,800–$230,000 per year
We are seeking a hands-on Principal Digital Design Engineer to serve as the Chip Lead for our next-generation silicon projects. In this high-impact role, you …
Santa Clara, California, United States
… Come join the team and see how we can make a lasting impact on the world. We are seeking to hire a ASIC Verification Engineer - New College Grad 2027 to contribute to the design verification activities that support the …
Boise, ID - Main Site
Contribute to the design, layout, verification, and optimization of memory, logic, and analog circuits for new product development …
United States-California-Woodland Hills
Pay posted by employer$114,000–$171,000
… in various sciences. Our team is chartered with providing the skills, innovative technologies to develop, design, produce and sustain optimized product lines across the sector while providing a decisive advantage to the …
Malaysia, Penang 2 postings
… engineering talent to join Intel’s next-generation Client SoC development team as a SoC RTL/Logic Staff Design Engineer. In this role, you will contribute to Intel’s latest Client product families, helping build …
Pleasanton, California, United States
Pay posted by employer$107,800–$143,800
… scientists and engineers, this person will contribute to system definition, architecture, integration and verification across instruments, consumables, assays, software and data. Location This is a fully onsite role based at …
Boise, ID - Main Site
Design, lay out, and optimize Memory, Logic, and Analog circuits for new memory products Handle parasitic modeling …
Santa Clara, California, United States +1 location
NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU's. This position offers the opportunity …
Hillsboro, Oregon, United States +3 locations
We are now looking for a Senior CPU Design Methodology Engineer! The complexity of chip development has greatly increased over the years. We are now …
Tucson, Arizona, United States
… a safer, more secure world. Join us and help shape the future of aerospace and defense. As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device families including: Xilinx, Altera, …
Tewksbury, Massachusetts, United States
… a safer, more secure world. Join us and help shape the future of aerospace and defense. As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device families including: Xilinx, Altera, …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.
