Senior QA Software Engineer, Networking
Warsaw, Mazovia, Poland +1 location
What if your Python automation caught a critical ASIC bug before the physical silicon was even manufactured? At NVIDIA, our simulation platforms make that happen …
Searching jobs…
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Warsaw, Mazovia, Poland +1 location
What if your Python automation caught a critical ASIC bug before the physical silicon was even manufactured? At NVIDIA, our simulation platforms make that happen …
San Jose, California, United States
Pay posted by employer$101,000–$162,000 USD per year
As a Hardware Engineer, you will design, develop, and deliver Ultra High-performance electronic products. In addition, you may …
Vancouver, British Columbia, Canada
… PWMVID, SVID Familiarity with secure boot, firmware update mechanisms, and embedded security. Exposure to ASIC/FPGA development environments and simulation tools. Experience with CI/CD pipelines and version control …
San Jose, California, United States
Pay posted by employer$121,900–$195,000 USD per year
Who We Are — Physical Design Team in APD Broadcom’s ASIC Products Division (APD) is the global leader in custom high-performance silicon solutions. We partner with …
Hsinchu, Taiwan, Taiwan +1 location
… analysis on large data sets to drive test and yield optimization. Who You'll Work With We collaborate with ASIC design teams as well as several peer groups in Supply Chain Operations to influence Cisco Silicon One …
San Jose, California, United States
Pay posted by employer$143,800–$230,000 USD per year
As a Principal Hardware Engineer, you will design, develop, and deliver Mechanical assemblies, including full chassis design for Ultra …
Bengaluru, Karnataka, India +1 location 3 postings
The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …
IND-Pune EON Kharadi Infrastructure
The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …
Bengaluru, Karnataka, India 2 postings
The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …
Bengaluru, Karnataka, India
The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …
China-Shanghai-Zhangjiang Hi Tech
… customers to develop state of the art IC solutions utilizing Broadcom's leading edge CMOS cell-based ASIC technologies. You will have responsibility for ASIC designs through all of the key development and …
US-CA-San Jose, California
… & Coverage Closure What We Are Looking For: Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining verification plan to multi-million gate product …
Petaẖ Tiqva, Central District, Israel
… team's engineers have 10+ years of experience, and we are looking for a highly skilled multidisciplinary engineer with proven experience in electrical and system engineering to lead the hardware design of our next …
Bengaluru, Karnataka, India
Office - USA - CA - Headquarters
… interfaces (PCIe, Ethernet, SerDes) Memory subsystems (DDR, HBM, flash) Drive root-cause analysis across ASIC, hardware, firmware, and OS boundaries. Automation & Programming Leadership Architect and evolve scalable …
Santa Clara, California, United States
NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to build cutting-edge GPUs …
Bengaluru, Karnataka, India
… developing Test plans, Functional coverage and pseudo-random testing · Must have gone through a full ASIC cycle right from Architecture development to Tapeout with full focus on Verification leading a Core · Very …
Cedar Rapids, Iowa, United States
… defense. Join our Advanced Processing Architectures organization as a Principal Embedded Platform Software Engineer, where you will influence the design, development, and integration of the foundational software that …
Israel, Yokneam +1 location
… on some of the industry's most sophisticated semiconductor chips. We are looking for an experienced DFT Engineer to join the ATPG team. The position includes taking part in development of the next generation DFT …
Marlborough, Massachusetts, United States
… Demonstrated experience developing RTL designs using VHDL and/or Verilog in a professional FPGA or ASIC development environment. Proficient in VHDL/Verilog for FPGA/ASIC design and implementation Experience in …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.