Analog Devices
Staff Physical Verification Engineer
Bengaluru, Karnataka, India
- Own full-chip and block-level physical verification signoff, including DRC, LVS, ERC, PERC and antenna/ESD checks for multiple complex SoCs. - Drive tape-out …
Searching jobs…
SoC Design Verification Engineer · AnywhereEdit
Filters
287 matching jobs for “SoC Design Verification Engineer”
How results work
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Intel
Pre-Silicon Verification Engineer
Hillsboro, Oregon, United States +5 locations
Pay posted by employer$122,440–$172,860 USD per year
… execution and expanding market opportunities through internal product development and external ASIC design services. Guided by a data-driven approach, CEG drives scalable, impactful solutions across Intel's …
Nvidia
Verification Engineer - GPU Fullchip
Bengaluru, Karnataka, India
… is increasingly known as “the AI computing company.” What you’ll be doing: As a key member of our ASIC Verification team, you will verify the design and implementation of the industry's leading GPUs. Responsible for …
Broadcom
Staff IC Verification Engineer
Fort Collins, Colorado, United States +1 location
- Full time
- Regular
Pay posted by employer$109,700–$175,500 USD per year
The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs. The …
Cisco Systems
Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years
Bengaluru, Karnataka, India
… Cisco SiliconOne team is looking for an expert and talented ASIC Engineering Leader. You will have an ASIC design verification background with hands-on experience in System Verilog and UVM methodology with in-depth …
Intel
SoC FPGA prototyping
Bengaluru, Karnataka, India
The Role and Impact As an Emulation Engineer, you will play a pivotal role in developing, testing, and optimizing emulation and FPGA models to enable …
Marvell Technology
Sr. Staff CAD- ASIC Design Verification Agentic Workflow
Santa Clara, California, United States
- Regular
… member of Marvell Central Engineering, you will play a leading role on developing next-generation Agentic design verification workflow and its add-on tools. You will have the opportunity to use your extensive design and …
Broadcom
Design Engineer
Fort Collins, Colorado, United States
- Full time
- Regular
Be part of the Custom Silicon Design Team within Broadcom’s ASIC Products Division in beautiful Fort Collins, Colorado. Join a world-class …
Intel
Sr Deep Learning Verification Engineer
Leixlip, Leinster, Ireland
The Role and Impact As a Sr Deep Learning Hardware Verification Engineer, you will play a pivotal role in shaping the future of AI hardware by validating and optimizing …
Nvidia
Senior ASIC Verification Engineer - HSIO
Westford, Massachusetts, United States +1 location
NVIDIA is seeking a Senior Design Verification Engineer to verify the design and implementation of the next generation of High Speed I/O …
Intel
Logic Design Engineer
Malaysia, Penang
Devices Development Group Malaysia (DDG-MYS) Client SoC Team is seeking highly motivated engineering talent to join Intel’s next-generation Client SoC development …
Intel
Logic Design Engineer
Malaysia, Penang
The Role and Impact : Join Intel as an SoC Logic Design Engineer, where you will play a pivotal role in developing the logic design for Intel's …
Broadcom
IC Design Engineer
Bengaluru, Karnataka, India 3 postings
- Full time
- Regular
In this role, the Engineer will apply and lead Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous …
Broadcom
IC Design Engineer
Bengaluru, Karnataka, India 2 postings
- Full time
- Regular
In this role, the Engineer will apply and lead Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous …
Marvell Technology
Design Engineer Intern
Yokneam
- Full time
- Internship
… above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact The Soc Design team is responsible for SoC-level design activities and functionality in Marvell switching SoCs. The …
Intel
CPU HVM Functional-Test Verification Engineer
Malaysia, Penang
As a CPU HVM Functional-Test Verification Engineer, you will be part of the DFT team focusing on validating DFT for manufacturing functional testing …
Nvidia
GPU Core Pipeline IP Verification Engineer
Bengaluru, Karnataka, India
NVIDIA is seeking a highly enthusiastic and motivated Verification Engineer to verify the design and implementation of the next generation of control subsystems for the …
Broadcom
Physical Design Engineer
San Jose, California, United States +3 locations
- Full time
- Regular
Pay posted by employer$143,800–$230,000 USD per year
Responsibilities Include: Work on Design Implementation activities related to place and route and/ or timing closure – floor-planning, partitioning, …
Arrow Electronics
Physcial Design Engineer
US-CA-San Jose, California +1 location
- Full time
- Regular
… Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff …
Nvidia
SRAM Design Engineer
Santa Clara, California, United States
… (DIP) group at NVIDIA develops IP for every chip designed at NVIDIA. This group works closely with internal SOC design, silicon testing, and productization teams that turn our IP into products that change the world. One …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.