ASIC Verification Engineer · AnywhereEdit
Filters
Work arrangement
Work arrangement
Schedule
Schedule
Employment type
Employment type
Seniority
Seniority
Employer
Employer

More employers match. Refine your search to find them.

411 matching jobs for “ASIC Verification Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Broadcom

IC Design Engineer

Singapore-Yishun

  • Full time
  • Regular

Job Description 1. R&D engineer position available in design and physical implementation of high-performance System-On-Chip ASICs. Key …

Added Nov 3, 2026

Nvidia

CPU Design Methodology Engineer

Hillsboro, Oregon, United States +3 locations

We are now looking for a Senior CPU Design Methodology Engineer! The complexity of chip development has greatly increased over the years. We are now packing tens of …

Added Oct 27, 2026

Nvidia

Senior DFT Engineer

Santa Clara, California, United States

… at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips. What you'll be …

Added Oct 27, 2026

RTX

Senior FPGA Design Engineer

US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A

… and design through production and sustainment. The MPD department is seeking a Senior FPGA Design Engineer to join our team. In this role, you will leverage advanced technologies to create cutting-edge solutions …

Added Oct 27, 2026

Arrow Electronics

Physcial Design Engineer

US-CA-San Jose, California +1 location

  • Full time
  • Regular

Job Description What candidate will Be Doing: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and DFT …

Added Oct 27, 2026

Intel

Logic Design Engineer

Malaysia, Penang

  • Full time
  • Regular

… talent to join Intel’s next-generation Client SoC development team as a SoC RTL/Logic Staff Design Engineer. In this role, you will contribute to Intel’s latest Client product families, helping build world-changing …

Added Oct 27, 2026

Nvidia

Senior Digital Design Engineer

Santa Clara, California, United States +2 locations

We are looking for a Senior Digital Design Engineer to join our Semi-Custom Silicon products group. In this role, you will join a group of hard working …

Added Oct 31, 2026

Nvidia

Senior DFT ATPG Engineer

Israel, Yokneam +1 location

… at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most sophisticated semiconductor chips. We are …

Added Nov 2, 2026

Broadcom

DFT Senior Engineer

Bengaluru, Karnataka, India +1 location 3 postings

  • Full time
  • Regular

The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …

Added Nov 3, 2026

Broadcom

DFT Staff Engineer

IND-Pune EON Kharadi Infrastructure

  • Full time
  • Regular

The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …

Added Nov 3, 2026

Broadcom

STAFF DFT Engineer

Bengaluru, Karnataka, India 2 postings

  • Full time
  • Regular

The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …

Added Nov 3, 2026

Broadcom

IC Design Engineer

Bengaluru, Karnataka, India

  • Full time
  • Regular

The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …

Added Oct 5, 2026

Intel

GPU Logic Design Engineer

Bengaluru, Karnataka, India

  • Full time
  • Regular

GPU Logic Design Engineer: Develop logic design, generate/write Register Transfer Level (RTL) code, and perform simulation for Media …

Added Oct 27, 2026

RTX

Principal FPGA Design Engineer

Tucson, Arizona, United States

… over the world, from the ground to exoatmospheric environments and into space. As a Principal FPGA Design Engineer you will develop FPGA designs for all major vendors and device families including: Xilinx, Altera, and …

Added Oct 27, 2026

Intel

EDA Tools Software Engineer

Phoenix, Arizona, United States +2 locations

  • Full time
  • Regular

Pay posted by employer$128,880–$245,160 USD per year

… of life. Join us and help make the future more wonderful for everyone. We are looking for an experienced engineer to join the PDK Reliability Verification / EMIR team. This role will contribute to the development, …

Added Nov 5, 2026

Nvidia

Senior Full-Chip RTL Integration Engineer

Santa Clara, California, United States +1 location

… adoption by joining NVIDIA's Advanced Technology Group! We are looking for a Full-Chip RTL Integration Engineer to join our dynamic and growing FE-ASIC development team. In this role, you will be responsible for …

Added Oct 27, 2026

Analog Devices

Senior Engineer, DFT Engineering

Bengaluru, Karnataka, India

… fault (TDF) models using on-chip test compression techniques. MBIST Design (including repair) and Verification using Siemen’s EDA tool. Validation of DFT structures/patterns in RTL, Netlist with and without SDF. Work …

Added Nov 3, 2026

RTX

Senior Electrical Engineer - FPGA (Onsite)

Marlborough, Massachusetts, United States

Requirements capture, FPGA digital architecture and design using RTL, timing closure, verification, and system integration Optimize FPGA implementations to meet performance, power, and size constraints. …

Added Oct 27, 2026

Broadcom

Physical Design Engineer

San Jose, California, United States +3 locations

  • Full time
  • Regular

Pay posted by employer$143,800–$230,000 USD per year

… partitioning, placement, clock tree synthesis, route, timing analysis, timing closure, physical verification (LVS/DRC). Drive tools and methodologies to achieve desired PPA metrics. Complete equivalence checks, STA, …

Added Oct 31, 2026

RTX

Electrical Engineer II: FPGA - Onsite

US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A

… from architecture and design through production and sustainment. The MPD department is seeking an FPGA Engineer II to join our team. In this role, you will leverage advanced technologies to create cutting-edge solutions …

Added Oct 27, 2026

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.

Create your account

Open signup in a full page