437 matching jobs for “ASIC Verification Engineer”
How results work
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Melbourne, Florida, United States +1 location
… to join our Avionics Design Quality Assurance (DQA) team. We are looking for an experienced Electrical Engineer who is interested in applying their technical skills and experiences and working together with others to …
Added Oct 27, 2026
Santa Clara, California, United States
Pay posted by employer$256,050–$361,480 USD per year
The Role and Impact As a Design Verification Engineering Manager, you will lead a dynamic team of design verification engineers responsible for Xeon SoC …
Added Oct 31, 2026
Caesarea, Israel
… engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation. We leverage cutting-edge silicon technologies and methodologies to develop the …
Added Oct 27, 2026
Carlsbad, California, United States +1 location
Pay posted by employer$192,400–$275,800
… Your Impact Build the optical backbone of the AI revolution. As our High-Speed Analog/Mixed-Signal Design Engineer, you will directly lead the electrical specifications, custom circuit design, and verification strategies …
Added Oct 27, 2026
Bengaluru, Karnataka, India +1 location
… integration with the testability features coordinated in the RTL. • Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation …
Added Oct 27, 2026
USA - Mountain View, CA
- In person
- Full time
- Regular
Pay posted by employer$119,850–$162,150
. You will work on leading‑edge ASICs used in space and aerospace systems—driving architecture, verification, tapeout readiness, silicon debug, and cross‑discipline integration with architecture, RTL, verification, …
Added Oct 12, 2026
Bengaluru, Karnataka, India +1 location
… RTL teams, backend physical design teams to understand chip architecture and drive high-quality DFT verification. Responsible for thorough test planning and development of test benches to verify comprehensive …
Added Oct 27, 2026
Bengaluru, Karnataka, India +2 locations
… integration with the testability features coordinated in the RTL. * Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation …
Added Oct 28, 2026
Bengaluru, Karnataka, India +1 location
… being developed in the industry. Your Impact: You will be in the Silicon One development organization as an ASIC Implementation Technical Lead with a primary focus on Design-for-Test. You will work with Front-end RTL …
Added Oct 27, 2026
San Jose, California, United States
Pay posted by employer$233,900–$330,400
… and data centers with a fully unified routing and switching portfolio. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our …
Added Oct 27, 2026
Bengaluru, Karnataka, India
… post-silicon debug, to production qualification. Collaborate with chip architects, design engineers, and verification teams to define, optimize, and standardize DFT strategies across multiple projects. Supervise …
Added Oct 27, 2026
Bengaluru, Karnataka, India +1 location
… developed in the industry. Your Impact : You will be in the Silicon One development organization as an ASIC Implementation Technical Lead with a primary focus on Design-for-Test. You will work with Front-end RTL …
Added Oct 27, 2026
Pune, Maharashtra, India +1 location
… outcomes for 100G, 200G, and 400G optical interconnects. This role involves managing the full ASIC lifecycle, from architectural conception and RTL-based design of CPU subsystems and data path interfaces to …
Added Oct 27, 2026
Pune, Maharashtra, India +1 location
… outcomes for 100G, 200G, and 400G optical interconnects. This role involves managing the full ASIC lifecycle, from architectural conception and RTL-based design of CPU subsystems and data path interfaces to …
Added Oct 27, 2026
San Jose, California, United States
Pay posted by employer$68,800–$110,000 USD per year
Broadcom's ASIC Product Division is seeking candidates for a DFT Engineer position at our San Jose, California Development …
Added Nov 10, 2026
Austin, Texas, United States
DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development …
Added Nov 7, 2026
Austin, Texas, United States
DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development …
Added Nov 7, 2026
San Jose, California, United States
DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California …
Added Nov 7, 2026
San Jose, California, United States
DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose. California …
Added Nov 7, 2026
Bengaluru, Karnataka, India
… looking for an experienced, energetic and self-driven professional to join our team as a senior modeling engineer for the development and improvement of functional, timing, power, and DFT simulation models. This role …
Added Nov 11, 2026