1,000+ matching jobs for “Engineer, Sr. Process Design”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

RTX

Electronics Design Engineer II

Tucson, Arizona, United States

Design, analyze, simulate, test, and document power conversion (and related analog) circuitry. This circuitry will …

Added Oct 27, 2026

Save job

Analog Devices

Staff Engineer, Analog Design

Bengaluru, Karnataka, India

… with a bright future. This is an excellent opportunity to join a high performing team, working on the design of the next generation of automotive BMS chips. The designs include industry-leading low power radio …

Added Nov 3, 2026

Save job

Intel

NM Silicon Photonics Senior Lithography Process Development Engineer

Albuquerque, New Mexico, United States

Pay posted by employer$133,800–$255,200 USD per year

As a Module Development Engineer, you will play a critical role in driving Intel's process innovation and technology advancement. In this …

Added Nov 10, 2026

Save job

Micron Technology

Senior/Engineer, NAND Wafer Level Reliability & Design

Fab 10N/X, Singapore

… such as targeted stresses and screens, applying knowledge of digital/analog circuits, device physics, and process engineering. Qualify the product with innovative control measures to provide best in Class DPM and Cell …

Added Nov 3, 2026

Save job

RTX

Principal Antenna Design Engineer

McKinney, Texas, United States

… United States. Our engineers tackle some of the world’s toughest RF, antenna, and aperture challenges. We design high performance, highly integrated, mission critical antennas, radomes, and active electronically scanned …

Added Oct 27, 2026

Save job

Boeing

ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) – (Experienced, Lead, or Senior)

USA - Mountain View, CA

In person
Full time
Regular

Pay posted by employer$119,850–$162,150

… with architecture, RTL, verification, DFT, and external backend partners. Position Responsibilities: Design and implement DFT architectures and test access mechanisms: TAP/JTAG, IJTAG (IEEE 1687), Boundary Scan …

Added Oct 12, 2026

Save job

Applied Materials

Process Support Engineer III - (E3)

Beijing, Beijing, China

… growth and care for you at work, at home, or wherever you may go. Learn more about our benefits . As a Process Support Engineer (PSE), you'll play a critical role in guiding products through their entire lifecycle, …

Added Oct 27, 2026

Save job

Boeing

ASIC / FPGA Digital Design Engineer – (Lead or Senior)

USA - El Segundo, CA +1 location

Full time
Regular

Pay posted by employer$146,200–$197,800

ASIC / FPGA Digital Design Engineer – (Lead or Senior) Company: Boeing Space, Intelligence & Weapons Systems has an exciting …

Added Oct 12, 2026

Save job

Micron Technology

Principal Design Engineer, HBM

Richardson, Texas, United States

Design Ownership: Work on HBM product design and own design health through sustaining phase, driving ECO …

Added Nov 3, 2026

Save job

Danaher

Engineer II, Hardware Design

Irvine, California, United States

Pay posted by employer$90,000–$115,000 per year

… others. Learn about the Danaher Business System which makes everything possible. The Engineer II, Hardware Design is responsible for is responsible for the design, development, verification, and support of electronic …

Added Nov 11, 2026

Save job

Venture Global

Engineer, Product Service - LNG Process

Arlington, Virginia, United States

Full time
Regular

Pay posted by employer$187,000–$220,000

Added Nov 3, 2026

Save job

Analog Devices

Staff Design Verification Engineer

Bengaluru, Karnataka, India

Key member of design verification team for SOC or subsystem design pre silicon verification. The candidate will be responsible …

Added Nov 3, 2026

Save job

Venture Global

Engineer, Product Service - LNG Process

Houston, Texas, United States

Full time
Regular

Added Nov 3, 2026

Save job

Amgen

Sr. Data Scientist - Process Modeling

Boston, Massachusetts, United States +52 locations

Full time
Regular

… Amgen team. Join us and transform the lives of patients while transforming your career. Sr.Data Scientist - Process Modeling What you will do Let’s do this. Let’s change the world. In this vital role you will join the …

Added Oct 15, 2026

Save job

General Motors

Senior/Design Release Engineer - Exterior Hardware and Sunroofs

Warren, Michigan, United States

At General Motors, our product teams are redefining mobility. Through a human-centered design process, we create vehicles and experiences that are designed not just to be seen, but to be felt. We’re …

Added Oct 12, 2026

Save job

Boeing

ASIC / FPGA Design Verification Engineer – (Lead or Senior)

USA - El Segundo, CA +1 location

Full time
Regular

Pay posted by employer$146,200–$197,800

… work statement Bachelor’s degree with 9+ years of professional engineering experience in ASIC, FPGA, or SoC design verification, OR a BS/MS and 7+ years of FPGA, ASIC, or SoC verification experience Strong experience with …

Added Oct 12, 2026

Save job

Coca-Cola

Senior Manager, Industrial Design

Atlanta, Georgia, United States

… and digital products. You will thrive in this role if you bring a combination of creative vision, proven design expertise, thoughtful leadership, and a collaborative, future-focused mindset: Creative and …

Added Oct 27, 2026

Save job

KLA

Sr. Mechanical Design Engineer - Wafer Positioning/Motion Stages

Milpitas, California, United States

Full time
Regular

Pay posted by employer$117,800–$172,800 per year

… business priorities by delivering high-impact work across your area of expertise. We are looking for a Sr. Mechanical Design Engineer to join our Central Engineering team in Milpitas! As an engineer specializing in …

Added Oct 15, 2026

Save job

Cisco Systems

IC Package Design Engineer

San Jose, California, United States

Pay posted by employer$155,000–$222,600

• Contribute to package design activities including planning, floorplanning, pinout optimization, stack‑up definition, and high‑speed …

Added Oct 27, 2026

Save job

Amgen

Process Development Senior Principal Scientist

Thousand Oaks, California, United States

Full time
Regular

… as part of the Amgen team. Join us and transform the lives of patients while transforming your career. Process Development Senior Principal Scientist What you will do Let’s do this. Let’s change the world. In this …

Added Oct 15, 2026

Save job

Cisco Systems

IC Package Design Engineer

San Jose, California, United States

Pay posted by employer$155,000–$222,600

View job

Save job

Minimum Qualifications · employer excerpt

• Bachelor’s with 5+ years of experience or Master’s degree with 3+ years of experience in Electrical Engineering or a related field.
• Experience in hardware, package, PCB, or high‑speed design engineering.
• Experience of high‑speed signaling, power delivery, and system-level hardware concepts.
• Prior experience with industry-standard EDA tools for package or PCB design.

About this opportunity

Original employer description

The application window is expected to close on: 11/29/2026

Meet the Team

The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

In this role, you will contribute to the development of complex ASIC package designs from early planning and exploration through implementation and tapeout. You will collaborate across package design, layout, SI/PI, and silicon teams to help deliver high‑speed, robust, and manufacturable package solutions.

You will participate in package architecture activities, design tradeoff discussions, and technical problem solving while growing your expertise in advanced packaging technologies and system-level integration. This role provides an opportunity to work on some of the most advanced networking silicon products in the industry within a highly collaborative engineering environment.

Responsibilities:

• Contribute to package design activities including planning, floorplanning, pinout optimization, stack‑up definition, and high‑speed routing support.

• Collaborate with SI/PI, silicon floorplanning, layout, and manufacturing teams to ensure high‑quality package solutions.

• Support package implementation activities and work closely with layout editors to ensure alignment between design intent and physical implementation.

• Participate in technical investigations, design reviews, and tradeoff discussions involving performance, manufacturability, and schedule considerations.

• Assist in developing and improving package design methodologies, flows, and best practices.

• Contribute to debugging, issue resolution, and package bring‑up activities as needed.

• Work with package leads and senior engineers on complex package programs and progressively take ownership of larger design scopes.

Minimum Qualifications

• Bachelor’s with 5+ years of experience or Master’s degree with 3+ years of experience in Electrical Engineering or a related field.

• Experience in hardware, package, PCB, or high‑speed design engineering.

• Experience of high‑speed signaling, power delivery, and system-level hardware concepts.

• Prior experience with industry-standard EDA tools for package or PCB design.

Preferred Qualifications

• Experience in ASIC package design, PCB design, or related high‑speed hardware development.

• Experience with SI/PI concepts and collaboration with cross‑functional engineering teams.

• Experience with advanced packaging technologies, interposers, or multi‑die systems is an advantage.

• Experience with scripting languages such as (Python, Perl, TCL, or shell)

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $155,000.00 to $222,600.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

.75% of incentive target for each 1% of revenue attainment up to 50% of quota;
1.5% of incentive target for each 1% of attainment between 50% and 75%;
1% of incentive target for each 1% of attainment between 75% and 100%; and
Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$155,000.00 - $256,000.00

Non-Metro New York state & Washington state:

$138,100.00 - $227,900.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Why this result? · Employer labels

Keywords also found in description

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.