277 matching jobs for “Senior ASIC Design Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Cisco Systems

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

Pune, Maharashtra, India

… transceivers, and platforms that power Cisco's core data center networking solutions. We specialize in the design and integration of cutting-edge IM/DD optics and silicon photonic platforms that enable customers to deploy …

Added Oct 27, 2026

Save job

RTX

Senior Principal Electrical Engineer-FPGA Design - Onsite Tucson, AZ

Tucson, Arizona, United States

… department develops electronics for our weapon system products. We are responsible for the architecture, design, and documentation of deliverable FPGA embedded processing. We engage at the outset of the weapon system …

Added Oct 27, 2026

Save job

Intel

Senior Technical Lead - CPU Physical Design

Bengaluru, Karnataka, India

Full time
Regular

We are seeking a highly experienced and motivated Senior Technical Lead - CPU Physical Design to lead the physical implementation of next-generation CPU IPs from …

Added Oct 27, 2026

Save job

Cisco Systems

Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years

Bengaluru, Karnataka, India

… networking company in the world! Your Impact Cisco SiliconOne team is looking for an expert and talented ASIC Engineering Leader. You will have an ASIC design verification background with hands-on experience in System …

Added Oct 27, 2026

Save job

Intel

Sr Director, XSE Design Verification Engineering

Santa Clara, California, United States

Full time
Regular

Pay posted by employer$256,050–$361,480 USD per year

The Role and Impact As a Design Verification Engineering Manager, you will lead a dynamic team of design verification engineers responsible …

Added Oct 31, 2026

Save job

Cisco Systems

Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)

San Jose, California, United States

Pay posted by employer$194,600–$285,700

… metro, long-haul and ultra-long haul telecommunication networks. Meet the Team We are Mixed-signal IC design group that develops high speed ()25Gb/s), and high accuracy, analog designs for optical communications …

Added Oct 27, 2026

Save job

Northrop Grumman

FPGA Design Engineer Level 3/4 - Linthicum

United States-Maryland-Linthicum

Pay posted by employer$119,600–$179,400

… logic designs for space applications such as satellite command and control and sensor data processing Design, development, creation and modification of digital logic designs implemented with Xilinx and Microsemi FPGA …

Added Nov 3, 2026

Save job

Cisco Systems

ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs | 8-12 Years | Pune/ Bangalore)

Pune, Maharashtra, India +1 location

The Digital Design Lead for the Client Optics Group (COG) provides essential technical leadership in the development of …

Added Oct 27, 2026

Save job

Broadcom

Senior DFT engineer

Singapore-Yishun 6 postings

Full time
Regular

We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team. The successful candidate will be …

Added Nov 3, 2026

Save job

Cisco Systems

Hardware Design Engineer System Lead / SI/ System Architecture

Milpitas, California, United States

Pay posted by employer$194,600–$285,700

… and data centers with a fully unified routing and switching portfolio. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our …

Added Oct 27, 2026

Save job

Cisco Systems

System Architecture Engineer Leader (Hardware Board Design) (Onsite)

Milpitas, California, United States

Pay posted by employer$194,600–$285,700

Added Oct 27, 2026

Save job

Hewlett Packard Enterprise

Design Verification Manager

Sunnyvale, California, United States

Pay posted by employer$174,000–$352,500 USD per year

We are seeking a visionary and technically rigorous Design Verification Manager to lead our world-class silicon verification team. In this pivotal leadership role, …

Added Nov 3, 2026

Save job

Broadcom

Senior Hardware Engineer

Ottawa March Road

Full time
Regular

Pay posted by employer$76,300–$122,000 CAD per year

As a Senior Hardware Engineer, you will design, develop, and deliver Ultra High-performance electronic products. In …

Added Oct 21, 2026

Save job

Intel

Senior Verification Engineer

Leixlip, Leinster, Ireland

Full time
Regular

The Role and Impact You will be part of a highly skilled, agile design/verification team developing cutting-edge hardware for the NIC, IPU and AI domains. As a senior IP Design …

Added Oct 27, 2026

Save job

Cisco Systems

Senior C++ Software Engineer

Caesarea, Israel +1 location

… excited to announce that the Cisco Silicon One team is undergoing rapid growth, and we are looking for a Senior C++ Software Developer. Meet the Team Join the Cisco Silicon One team developing a unified silicon …

Added Oct 27, 2026

Save job

Nvidia

Senior Memory System Engineer

Santa Clara, California, United States

NVIDIA is now looking for a Senior Memory System Engineer to join our ASIC Memory Subsystem team! As a Senior Systems Engineer at NVIDIA, …

Added Oct 27, 2026

Save job

Marvell Technology

Senior Engineer - Firmware Engineer

Santa Clara, California, United States

Full time
Regular

Contribute to all phases of software development from requirement gathering through architect/design, implementation, UT/Functional testing and maintaining multiple software components. Create innovative …

Added Nov 3, 2026

Save job

Hewlett Packard Enterprise

Senior Software Engineer

Cupertino, California, United States

Pay posted by employer$136,500–$276,500 USD per year

We are seeking a Senior Software Systems Engineer to join our team in designing, developing, troubleshooting, and enhancing …

Added Nov 3, 2026

Save job

Cisco Systems

Senior Modeling Software Engineer

Tel Aviv, Tel Aviv, Israel

… and enterprise networks. Cisco's silicon team provides an outstanding, unique experience for Software and ASIC engineers by combining the resources offered by a sizable multi-geography silicon organization and a large …

Added Oct 27, 2026

Save job

Nvidia

Senior DFT Engineer

Santa Clara, California, United States

… This is our life’s work , to amplify human imagination and intelligence. Make the choice to join us today. Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions …

Added Oct 27, 2026

Save job

Cisco Systems

ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs | 8-12 Years | Pune/ Bangalore)

Pune, Maharashtra, India +1 more

View job

Save job

Minimum Qualifications · employer excerpt

Bachelor’s or master’s degree in electrical engineering, Electronics Engineering, or a related field. Master’s degree strongly preferred
8-12 years of industry experience with hands-on experience in digital design including FSM and CPU sub-systems, complex SOCs and FPGA validation
Familiarity with protocols such as SPI, I2C, APB, AXI, or similar interfaces and high-speed SerDes, Ethernet, D2D PHY IP, and protocols.
Strong knowledge of ASIC/SoC design flow, including RTL development using SystemVerilog, simulation, lint, CDC/RDC, synthesis, formal/equivalence checking, DFT, and implementation handoff
Good understanding of full front-end design and development as well as exposure to full suite of backend tools such as CDC, synthesis, LEC, DFT etc.

1 more in the full description below.

About this opportunity

Original employer description

Meet the Team

Cisco’s Client Optics Group (COG) designs & delivers the high-speed optical transceivers, and platforms that power Cisco's core data center networking solutions. We specialize in the design and integration of cutting-edge IM/DD optics and silicon photonic platforms that enable customers to deploy industry-leading optical technologies within data center with unprecedented speed, capacity, and reliability. Come join us and take part in shaping COG’s ground-breaking optical solutions by designing, developing, and testing some of the most advanced pluggable, and Co-packaged Optics (CPO) being developed in the industry.

You will work with Cisco's outstanding Silicon Photonics team. Our team is responsible for driving the development and optimization of optical transceivers & modules (800G,1.6T & beyond) that seamlessly integrate with Cisco's routing, switching, and datacenter platforms, enabling customers to build scalable, high-performance networks that support emerging technologies including AI/ML workloads, and next-generation data center architectures.

What You'll Do

The Digital Design Lead for the Client Optics Group (COG) provides essential technical leadership in the development of digital logic for silicon photonics, ensuring high-performance outcomes for 100G, 200G, and 400G optical interconnects. This role involves managing the full ASIC lifecycle, from architectural conception and RTL-based design of CPU subsystems and data path interfaces to tapeout and post-silicon production support, while overseeing the integration of digital logic with analog and mixed-signal blocks to ensure the reliability of Co-Packaged Optics and silicon photonics modules.

Candidates must possess comprehensive expertise in high-speed optical interconnects and mastery of the complete ASIC/SoC design flow, including DFT, physical design, and verification. Furthermore, the position requires the ability to drive technical strategy through effective collaboration with cross-functional teams in firmware, packaging, and process engineering to optimize power, performance, and manufacturability within the United States of America office context.

Your Impact

As a senior level individual contributor, you will work with a diverse team of engineers spanning digital design, analog/mixed-signal design, verification, DFT, physical design, firmware, FPGA, CAD, packaging, and post-silicon validation.

At the concept stage, you will help define the digital architecture, interface requirements, implementation strategy, and design methodology. During execution, you will own block level and top-level design and block level verification, and support full-chip integration of high-speed IPs such as ODSP, D2D IP, SerDes XSR, SerDes PAM4 integrated drivers/TIA, and control functions. You will work closely with verification teams to ensure complete functional closure, with physical design teams to support implementation readiness, and with post-silicon teams to help drive successful product bring-up and release to production.

Specific responsibilities include

Contribute individually during all design activities from Pre-Silicon RTL to GDS2 signoff and post-silicon activities such as FPGA prototyping, Lab Validation and ATE bring-up.
Design complex digital blocks and CPU subsystems. Work seamlessly across cross function teams and resolve design and technical issues.
Must be able to understand concepts such as accuracy, resolution, loop time constants and make appropriate trade-offs.
Propagate top level specifications to block level specifications for high speed datapath and low speed control planes, including timing, power budgets and hardware vs firmware partitioning
Review verification coverage and sign off on coverage metrics. Independently simulate, verify and debug verification issues. Support integration and verification of Serdes and DSP IP.
Support all backend activities such as synthesis, timing closure, DFT and low power design, scripts for design automation and processing QOR metrics.
Contribute to FPGA prototyping and validation activities where applicable.

Minimum Qualifications

Bachelor’s or master’s degree in electrical engineering, Electronics Engineering, or a related field. Master’s degree strongly preferred
8-12 years of industry experience with hands-on experience in digital design including FSM and CPU sub-systems, complex SOCs and FPGA validation
Familiarity with protocols such as SPI, I2C, APB, AXI, or similar interfaces and high-speed SerDes, Ethernet, D2D PHY IP, and protocols.
Strong knowledge of ASIC/SoC design flow, including RTL development using SystemVerilog, simulation, lint, CDC/RDC, synthesis, formal/equivalence checking, DFT, and implementation handoff
Good understanding of full front-end design and development as well as exposure to full suite of backend tools such as CDC, synthesis, LEC, DFT etc.
Strong teamwork, communication, and organizational skills. Strong analytical, problem-solving, and debugging skills.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Disclaimer

To ensure that we hire the best talent in the right way, we follow a strict hiring process and recently, Cisco has been made aware of fraudulent recruiters claiming to be from the company. Please be advised that any communication from Cisco about careers will:

be in direct response to an application you have submitted through the company career site
begin with screening or an interview
originate from a Cisco email address, and
be conducted across email, phone, or WebEx

Cisco will never make a job offer without conducting an interview process or ask you for money in any way. If you have been requested to apply for a role or have received an offer from a site other than https://careers.cisco.com or cisco.wd5.myworkday.com, do not provide any personal identifying information, including your Aadhaar or other personal identifying number, birth certificate, banking information, driver's license, or passport.

If you are the target of a recruiting scam, consider filing a report with your local law enforcement authorities. Cisco bears no responsibility, and cannot be held liable, for any claims, damages, expenses, or other inconvenience resulting from or in any way connected to recruiting scams.

Why this result? · Employer labels

Keywords also found in description

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.