547 matching jobs for “ASIC Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Cisco Systems

ASIC Physical Design CAD Engineer

Caesarea, Israel +1 location

Silicon One is seeking a CAD Engineer to join the Cisco Silicon One Physical Design team. Meet the Team You'll be part of the Cisco Silicon One …

Added Oct 27, 2026

Save job

RTX

Senior ASIC/FPGA Design Engineer

McKinney, Texas, United States

The selected candidate will define ASIC/FPGA requirements from system specifications, develop digital architectures, implement RTL designs, and …

Added Oct 27, 2026

Save job

RTX

Principal FPGA/ASIC Engineer (Onsite)

El Segundo, California, United States +1 location

… using VHDL or SystemVerilog Recommend new tools and practices for continuous improvement in the group's ASIC / FPGA verification flow Contribute to engineering estimates for new program pursuits. Provide technical …

Added Oct 27, 2026

Save job

Nvidia

Senior ASIC Design Engineer - DFT

Santa Clara, California, United States

We are now looking for a Senior ASIC Design Engineer to join our DFT team! NVIDIA has continuously reinvented itself over two decades. Our …

Added Oct 27, 2026

Save job

Nvidia

Senior ASIC Verification Engineer - HSIO

Westford, Massachusetts, United States +1 location

NVIDIA is seeking a Senior Design Verification Engineer to verify the design and implementation of the next generation of High Speed I/O controllers for the …

Added Oct 27, 2026

Save job

Cisco Systems

Senior ASIC RTL Engineer

San Jose, California, United States +1 location

Pay posted by employer$167,700–$245,200

Added Oct 27, 2026

Save job

Nvidia

Senior ASIC Design Verification Engineer - LPU

Canada, Remote

… Come join the team and see how you can make a lasting impact on the world. NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference …

Added Oct 31, 2026

Save job

Cisco Systems

ASIC Failure Analysis Engineer (Onsite)

San Jose, California, United States

Pay posted by employer$155,000–$222,600

Added Oct 31, 2026

Save job

Cisco Systems

ASIC Failure Analysis Engineer (Hybrid)

San Jose, California, United States

Pay posted by employer$167,700–$245,200

Added Oct 27, 2026

Save job

Nvidia

Senior ASIC Design Verification Engineer - LPU

Santa Clara, California, United States +5 locations

Added Oct 27, 2026

Save job

Cisco Systems

ASIC Design Engineer | Exp 8+ Years

Bengaluru, Karnataka, India

… networking company in the world! Your Impact Cisco SiliconOne team is looking for an expert and talented ASIC Engineer. You will have an ASIC design background with hands-on experience in RTL design with in-depth knowledge of …

Added Oct 27, 2026

Save job

Nvidia

ASIC Methodology, Flow and Integration Engineer

Bengaluru, Karnataka, India +1 location

… work. Come join the team and see how you can make a lasting impact on the world. We are now looking for ASIC Flow and Integration Engineer to drive design methodology, automation, and integration for our High Speed …

Added Oct 27, 2026

Save job

Nvidia

Senior ASIC Design Engineer - Agentic AI

Santa Clara, California, United States +2 locations

NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and …

Added Oct 31, 2026

Save job

Cisco Systems

ASIC Design Verification Engineer, Technical Leader

San Jose, California, United States

Pay posted by employer$186,900–$267,700

… us to power the future of the digital world. You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification engineers, …

Added Oct 27, 2026

Save job

RTX

Senior Electrical Engineer - ASIC/FPGA (Onsite)

Cedar Rapids, Iowa, United States

… challenges and to meet the demands of a rapidly evolving global market. We are looking for a Senior FPGA Engineer to be involved in the design, implementation, verification, and integration of a wide variety of …

Added Oct 27, 2026

Save job

RTX

Principal Electrical Engineer ASIC/FPGA (Onsite)

Cedar Rapids, Iowa, United States

Requirements capture, ASIC / FPGA digital architecture and design using RTL, timing closure, verification, and system integration …

Added Oct 27, 2026

Save job

RTX

Senior Electrical Engineer - ASIC/FPGA (Onsite)

US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A

Added Oct 27, 2026

Save job

Nvidia

Senior ASIC Design Engineer - Memory Subsystem

Santa Clara, California, United States

… Come join the team and see how we can make a lasting impact on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team! What you'll be doing : As a member of our Memory …

Added Oct 27, 2026

Save job

RTX

Senior Principal Electrical Engineer (FPGA/ASIC)

US-TX-REMOTE

… Join us and help shape the future of aerospace and defense. We are hiring a Senior Principal Electrical Engineer (P5) for our growing Avionics FPGA/ASIC team. This position is for a highly experienced and motivated …

Added Oct 27, 2026

Save job

Nvidia

Senior ASIC Design Engineer - XBAR IP

Bengaluru, Karnataka, India

… tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB). Deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, …

Added Oct 27, 2026

Save job

Cisco Systems

ASIC Design Verification Engineer, Technical Leader

San Jose, California, United States

Pay posted by employer$186,900–$267,700

View job

Save job

Minimum Qualifications · employer excerpt

Bachelor's with 8+ years or Master's degree with 6+ of relevant experience required; prior experience with System Verilog and UVM methodology
Prior experience in verifying complex blocks, cluster, and/or top level for ASIC/SoC
Prior experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes.
Prior experience with functional coverage and constrained random DV environments.
Scripting skills: Perl and/or Python scripting

About this opportunity

Original employer description

The application window is expected to close on: 11/18/2026

This role will work onsite out of our San Jose, CA office.

Meet The Team:

The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification engineers, designers, hardware and cross-functional teams to verify the ASIC in simulation, in emulation, and during ASIC bring-up.

Your Impact:

Maintaining existing DV environments and enhancing them
Construct test bench including scoreboard, agents, sequencers, and monitors for new blocks
Write test plan, develop test cases, debug regression failures and drive to module verification closure
Ensuring complete verification coverage through implementation and review of code and functional coverage
Use AI tools to develop innovative methods and processes to improve quality of design verification.

Minimum Qualifications:

Bachelor's with 8+ years or Master's degree with 6+ of relevant experience required; prior experience with System Verilog and UVM methodology
Prior experience in verifying complex blocks, cluster, and/or top level for ASIC/SoC
Prior experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes.
Prior experience with functional coverage and constrained random DV environments.
Scripting skills: Perl and/or Python scripting

Preferred Qualifications:

Strong domain experience in one or more protocols is a plus – PCIe, CXL, Ethernet, AHB/AXI, DDR, MMU.
Experience with Veloce/HAPS is a plus
Formal verification (iev/vc formal) knowledge is a plus

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

.75% of incentive target for each 1% of revenue attainment up to 50% of quota;
1.5% of incentive target for each 1% of attainment between 50% and 75%;
1% of incentive target for each 1% of attainment between 75% and 100%; and
Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$186,900.00 - $307,800.00

Non-Metro New York state & Washington state:

$166,300.00 - $274,100.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Why this result? · Employer labels

All keywords in title

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.