ASIC Engineer · AnywhereEdit
Filters
Work arrangement
Work arrangement
Schedule
Schedule
Employment type
Employment type
Seniority
Seniority
Employer
Employer

More employers match. Refine your search to find them.

654 matching jobs for “ASIC Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Nvidia

Senior System Software Engineer - GPU Power Management

Santa Clara, California, United States +3 locations

… specifications for new power-management features. Partner with geographically distributed architecture, ASIC, firmware, driver, validation, platform, and data-center systems teams. What We Need to See: BS or MS …

Added Oct 27, 2026

Intel

Senior Formal Verification Engineer – AI SoC Development

Folsom, California, United States +3 locations

  • Full time
  • Regular

Pay posted by employer$220,920–$311,890 USD per year

… in next-generation ASICs for AI applications across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical role in ensuring the functional correctness of complex digital designs using …

Added Oct 27, 2026

Marvell Technology

Staff CAD Engineer (Power Signal Integrity)

Bengaluru, Karnataka, India

  • Regular

… field. 5+ years of hands-on experience with Cadence Voltus for IR drop and EM analysis in production ASIC/SoC flows Proven track record of running block-level and full-chip PSI signoff on advanced technology nodes …

Added Nov 3, 2026

Marvell Technology

Senior Staff Engineer, Multi-die 3DIC

Santa Clara, California, United States

  • Regular

… For BS/MS in EE/CS with 7+ years of hands-on experience in physical design and flow development in an ASIC rtl-to-gds environment Strong proficiency in TCL and python scripting for CAD flow development Comfortable …

Added Nov 3, 2026

Boeing

Systems Engineer - Digital Signal Processing (Lead or Senior)

USA - El Segundo, CA

  • In person
  • Full time
  • Regular

Pay posted by employer$146,200–$197,800

… communication subsystem testbeds. Support unit-level integration and performance simulations. Support ASIC and FPGA level system design and verification. Support hardware procurement, design reviews, and unit …

Added Oct 12, 2026

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.

Create your account

Open signup in a full page