344 matching jobs for “SoC Design Verification Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Broadcom

DFT Engineer

Austin, Texas, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development …

Added Nov 7, 2026

Save job

Broadcom

DFT Engineer

Austin, Texas, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development …

Added Nov 7, 2026

Save job

Broadcom

DFT Engineer

San Jose, California, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California …

Added Nov 7, 2026

Save job

Broadcom

DFT Engineer

San Jose, California, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose. California …

Added Nov 7, 2026

Save job

Marvell Technology

… fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact As a Principal Engineer-DFT with Marvell, you’ll be a member of the Connectivity business group. Connectivity solutions from …

Added Nov 3, 2026

Save job

Broadcom

ASIC DFT Engineer

San Jose, California, United States

Full time
Regular

Pay posted by employer$121,900–$195,000 USD per year

ASIC DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT Engineer position at our San Jose, …

Added Nov 10, 2026

Save job

Broadcom

ASIC DFT Engineer

San Jose, California, United States

Full time
Regular

Pay posted by employer$143,800–$230,000 USD per year

ASIC DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT Engineer position at our San Jose, …

Added Nov 10, 2026

Save job

Intel

FPGA Prototyping Engineer

Malaysia, Penang

Full time
Regular

The Role and Impact As an Emulation Engineer, you will play a critical role in advancing Intel's silicon development by building and optimizing …

Added Oct 29, 2026

Save job

Intel

GPU Validation Engineer

Toronto, Ontario, Canada

Full time
Regular

Pay posted by employer$153,910–$217,280 CAD per year

… about technology and dedicated to excellence. We are seeking a skilled and experienced GPU Validation Engineer to join our dynamic team. This role requires regular onsite presence to effectively collaborate with …

Added Nov 6, 2026

Save job

Marvell Technology

Principal Engineer, Emulation

Bengaluru, Karnataka, India

Full time
Regular

… with strategic customers in the development of advanced and highly complex SoCs, from architecture and design all the way through layout, packaging, prototype validation and production ramp up. The Emulation Center of …

Added Nov 3, 2026

Save job

Broadcom

Staff Engineer

Bengaluru, Karnataka, India

Full time
Regular

Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, …

Added Oct 5, 2026

Save job

Broadcom

Senior Engineer

Bengaluru, Karnataka, India 2 postings

Full time
Regular

Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, …

Added Oct 5, 2026

Save job

Analog Devices

AMS CAD Engineer

Durham, North Carolina, United States

of Analog and Mixed Signal (AMS) CAD Engineer to work in ADI’s Engineering Enablement organization. You will join a team of Electrical and/or Computer …

Added Nov 3, 2026

Save job

Leidos Holdings

Embedded Software Engineer

San Diego, California, United States

Pay posted by employer$87,100–$157,450

… threats . Our Electronic Warfare division currently has an exciting opportunity for an Embedded Software Engineer to perform design, development, and hardware/software integration in San Diego, CA. Leidos is a DOD leader …

Added Nov 3, 2026

Save job

Broadcom

DFT Lead Engineer

Austin, Texas, United States

Full time
Regular

Pay posted by employer$143,800–$230,000 USD per year

Principal DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development …

Added Nov 7, 2026

Save job

Broadcom

DFT Lead Engineer

San Jose, California, United States 2 postings

Full time
Regular

Pay posted by employer$143,800–$230,000 USD per year

Principal DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California, …

Added Nov 4, 2026

Save job

Broadcom

ASIC DFT Engineer

Fort Collins, Colorado, United States +1 location

Pay posted by employer$129,400–$207,000 USD per year

DFT Engineer for ASIC/Chip level ATPG Broadcom's ASIC Product Division is seeking candidates for a DFT position at our …

Added Nov 12, 2026

Save job

Broadcom

ASIC DFT Engineer

Fort Collins, Colorado, United States +1 location

Pay posted by employer$129,400–$207,000 USD per year

DFT Engineer for ASIC/Chip level ATPG Broadcom's ASIC Product Division is seeking candidates for a DFT position at our …

Added Nov 12, 2026

Save job

Broadcom

ASIC DFT Engineer

Fort Collins, Colorado, United States +1 location 2 postings

Pay posted by employer$109,700–$175,500 USD per year

DFT Engineer for ASIC/Chip level ATPG Broadcom's ASIC Product Division is seeking candidates for a DFT position at our …

Added Nov 12, 2026

Save job

Broadcom

ASIC DFT Engineer

Fort Collins, Colorado, United States +1 location

Pay posted by employer$109,700–$175,500 USD per year

DFT Engineer for ASIC/Chip level ATPG Broadcom's ASIC Product Division is seeking candidates for a DFT position at our …

Added Nov 12, 2026

Save job

Broadcom

DFT Engineer

Austin, Texas, United States

Full time
Regular

View job

Save job

About this opportunity

Original employer description

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

DFT Engineer

Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development Center. The successful candidate will work on DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production.

The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Products Division)’s designs – DFT Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers.

It is expected that you can code using TCL, PERL, RUBY, PYTHON, C++ or similar.

Responsibilities:

Understanding Broadcom & customer DFT feature requirements
Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration
Working closely with STA and DI Engineers design closure for test
Generating, Verifying & Debugging Test vectors before tape release.
Validating & Debugging Test vectors on ATE during the silicon bring up phase
Assisting with silicon failure analysis, diagnostics & yield improvement efforts
Interfacing with the customer, physical design and test engineering/manufacturing teams located globally
Working closely with I/P DFT engineers & other stakeholders
Debugging customer returned parts on the ATE

Skills/Experience:

Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others)
Scan Insertion and scan compression background (DFT Compiler, Mentor TestKompress, SSN etc.)
Well-versed in ATPG vector generation, simulation, and debugging. (TetraMax, Fastscan)
Experience in Verilog coding, testbench generation & simulation
Memory BIST insertion and verification experience on embedded (SRAM, CAM, eDRAM, ROM)
Boundary scan Verification and test vector generation. Should have good knowledge in IEEE1149.1 and IEEE1149.6
Basic knowledge of Test-STA and constraints
Strong background on IEE1687, IJTAG, ICL and PDL, SSN
The ability to work in a multi-disciplined, cross-department environment
Solid knowledge in analog and digital circuit design, and device physics fundamentals
Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles
Excellent problem solving, debug, root cause analysis and communication skills

Education & Experience:

Bachelors in Electrical/Electronic/Computer Engineering and 5+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering and 3+ years of relevant industry experience

Compensation and Benefits

The annual base salary range for this position is USD To USD

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Why this result? · Employer labels

Keywords also found in description

Full time
R&D
Regular

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.