Searching jobs…
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Belgrade, Central Serbia, Serbia
Meet the Team Join our SiliconOne team in Serbia, specializing in ASIC functional verification for Cisco Silicon One chips—high-performance networking chips utilized by major …
US, CA, Remote +5 locations
… value innovation, collaboration, and excellence. Join our outstanding team as a Senior Formal Verification Engineer and be at the forefront of developing modern technology that builds the future. This role offers an …
San Jose, California, United States +4 locations
Pay posted by employer$143,800–$230,000 USD per year
Broadcom is looking for a lead STA/ Synthesis engineer. In this role, you will be contributing to constraint development, constraint validation, synthesis, audits …
Hsinchu, Taiwan, Taiwan +1 location
… experiment more, and work quickly. Join us to power the future of the digital world. Your Impact Hardware Engineer is a key member of the Cisco Purpose Built Switch hardware team. Define and design the next generation …
Warsaw, Mazovia, Poland +1 location
What if your Python automation caught a critical ASIC bug before the physical silicon was even manufactured? At NVIDIA, our simulation platforms make that happen …
San Jose, California, United States
Pay posted by employer$101,000–$162,000 USD per year
As a Hardware Engineer, you will design, develop, and deliver Ultra High-performance electronic products. In addition, you may …
Vancouver, British Columbia, Canada
… PWMVID, SVID Familiarity with secure boot, firmware update mechanisms, and embedded security. Exposure to ASIC/FPGA development environments and simulation tools. Experience with CI/CD pipelines and version control …
San Jose, California, United States
Pay posted by employer$121,900–$195,000 USD per year
Who We Are — Physical Design Team in APD Broadcom’s ASIC Products Division (APD) is the global leader in custom high-performance silicon solutions. We partner with …
Hsinchu, Taiwan, Taiwan +1 location
… analysis on large data sets to drive test and yield optimization. Who You'll Work With We collaborate with ASIC design teams as well as several peer groups in Supply Chain Operations to influence Cisco Silicon One …
San Jose, California, United States
Pay posted by employer$143,800–$230,000 USD per year
As a Principal Hardware Engineer, you will design, develop, and deliver Mechanical assemblies, including full chassis design for Ultra …
Bengaluru, Karnataka, India +1 location 3 postings
The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …
IND-Pune EON Kharadi Infrastructure
The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …
Bengaluru, Karnataka, India 2 postings
The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …
Bengaluru, Karnataka, India
The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, …
US-CA-San Jose, California
… & Coverage Closure What We Are Looking For: Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining verification plan to multi-million gate product …
Petaẖ Tiqva, Central District, Israel
… team's engineers have 10+ years of experience, and we are looking for a highly skilled multidisciplinary engineer with proven experience in electrical and system engineering to lead the hardware design of our next …
Bengaluru, Karnataka, India
Office - USA - CA - Headquarters
… interfaces (PCIe, Ethernet, SerDes) Memory subsystems (DDR, HBM, flash) Drive root-cause analysis across ASIC, hardware, firmware, and OS boundaries. Automation & Programming Leadership Architect and evolve scalable …
Santa Clara, California, United States
NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to build cutting-edge GPUs …
Bengaluru, Karnataka, India
… developing Test plans, Functional coverage and pseudo-random testing · Must have gone through a full ASIC cycle right from Architecture development to Tapeout with full focus on Verification leading a Core · Very …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.
