Senior FPGA Design Engineer (Hybrid)
US-PR-AGUADILLA-110 ~ Rd 110 N Km 28.8 ~ RD110
Requirements capture, ASIC / FPGA digital architecture and design using RTL, timing closure, verification, and system integration …
Searching jobs…
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
US-PR-AGUADILLA-110 ~ Rd 110 N Km 28.8 ~ RD110
Requirements capture, ASIC / FPGA digital architecture and design using RTL, timing closure, verification, and system integration …
Da Nang, Da Nang City, Vietnam
… trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact The Central Engineering ASIC Design Services Team within Marvell provides chip solutions for next generation 5G carriers, cloud data …
RTP, North Carolina, US
Pay posted by employer$115,800–$163,200
… ensure the trustworthiness of Cisco products. This is a multifaceted role including leading development and verification activities within the team, serving as an applications engineering specialist and trusted advisor to …
US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A
… and Code in VHDL for reliability and maintainability Create complete documentation including requirements, verification plan, and users guides Qualifications You Must Have: Bachelors degree in Electrical Engineering, Computer …
US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A
… and Code in VHDL for reliability and maintainability Create complete documentation including requirements, verification plan, and users guides Qualifications You Must Have: Masters degree in Electrical Engineering, Computer …
Santa Clara, California, United States +1 location
… world. This is our life’s work, to amplify human creativity and intelligence. Are you a Mask Layout Design Engineer? If yes, We would love to hear from you! We are looking for a Senior Mask Layout Design Engineer, someone …
United Kingdom, Edinburgh, SC, Freer
… unmatched technologies that sense, measure, and connect. Analog Devices is seeking a senior digital design engineer for its Data Center & Energy (DCE) group in Limerick, Ireland. Within DCE, we deliver high‑reliability …
Tucson, Arizona, United States
… more secure world. Join us and help shape the future of aerospace and defense. As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device families including: Xilinx, Altera, and …
Tewksbury, Massachusetts, United States
… more secure world. Join us and help shape the future of aerospace and defense. As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device families including: Xilinx, Altera, and …
El Segundo, California, United States
Pay posted by employer$62,000–$141,000
Hardware Systems Engineer, Mid The Opportunity: Are you looking for an opportunity to combine your technical skills with big picture …
Santa Clara, California, United States
… GPUs and SOCs on standard FPGA prototyping platforms. We are now looking for a Senior FPGA Prototyping Engineer to join our Emulation team onsite in Santa Clara, CA. What you'll be doing: Build FPGA prototypes by making …
Cedar Rapids, Iowa, United States
… defense. Join our Advanced Processing Architectures organization as a Principal Embedded Platform Software Engineer, where you will influence the design, development, and integration of the foundational software that …
Tucson, Arizona, United States
… Our team solves tough, meaningful problems that create a safer, more secure world. As an FPGA Design Engineer II you will develop FPGA designs for all major vendors and device families including: Xilinx, Altera, and …
Caesarea, Israel +1 location
… Your Impact You'll be part of the Cisco Silicon One team, which is at the heart of Cisco’s software and ASIC design efforts. You'll handle all aspects of chip design, including Definition, Physical Synthesis, Place …
Santa Clara, California, United States 2 postings
… creativity and intelligence. We would love to hear from you! We are looking for a Senior Mask Layout Design Engineer, someone who is excited to join a growing and dynamic group of diverse individuals responsible for handling …
Office - USA - CA - Headquarters
… closure, synthesis, and lab bring-up, collaborating closely with cross-functional software, hardware, and verification teams. What You’ll Do Write comprehensive micro-architecture and functional specifications for FPGA, CFPGA, …
San Jose, California, United States +1 location
Pay posted by employer$121,900–$195,000 USD per year
You will be responsible for the front end design and verification of design blocks for these cores. Specific duties will include, but are not limited to architecture …
McKinney, Texas, United States
As the Principal RF Engineer , you will provide technical expertise in the analysis, design, fabrication, test, and integration of …
Santa Clara, California, United States
… human creativity and intelligence. We would love to hear from you! Are you looking for a Mask layout Design Engineer role? We are looking for a Senior Mask Layout Design Engineer! Someone who is excited to join a growing and …
Santa Clara, California, United States +1 location
… delivery circuits in state-of-the-art sub-micron CMOS technologies using Cadence tools You'll work with ASIC and mixed-signal engineers to customize designs for integration in VLSI products. Job duties will include …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.