1,000+ matching jobs for “Physical Design Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Capital One Financial

Product Design Director (Individual Contributor), Concierge Products & Premium Card

New York City, New York, United States +3 locations

Product Design Director (Individual Contributor), Concierge Products & Premium Card We’re currently seeking a Product …

Added Oct 27, 2026

Save job

Cisco Systems

Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)

San Jose, California, United States +5 locations

Pay posted by employer$186,900–$267,700

… portfolio. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our substrates use the latest 2.5D fanout technologies for …

Added Oct 27, 2026

Save job

Cisco Systems

Hardware ASIC Packaging SI/PI Simulation and Design Lead (Hybrid)

San Jose, California, United States +10 locations

Pay posted by employer$186,900–$267,700

Added Oct 27, 2026

Save job

Boeing

Mid-Level or Senior Technical Design - 787 Wing & Empennage LCPT

USA - North Charleston, SC

In person
Full time
Regular

Develops and maintains engineering product definition. Prepares design layouts and modifies existing designs. Develops engineering product definition. Develops statements of …

Added Oct 12, 2026

Save job

AT&T

Sr Specialist Embedded Firmware Developer (C/C++ Coding, System design & Networking)

Hyderabad, India +1 location

Remote
Full time
Regular

… memory leaks, resolve race conditions, and minimize CPU bottlenecks. Wireless Stack & Driver Integration: Design, configure, and optimize Wi-Fi 6E and Wi-Fi 7 features using hostapd, wpa_supplicant, and iw sub-systems. …

Added Oct 15, 2026

Save job

American Electric Power

Engineer- Engineer Sr ( P&C Standards Engineer)

New Albany, OH

Full time
Regular

Pay posted by employer$87,633–$128,688

… development and implementation of automation tools and processes to improve efficiency and consistency in design delivery, provides technical guidance to P&C Production and TFS teams, and develops, maintains, and reviews …

Added Oct 29, 2026

Save job

Internship - 2027 Undergraduate 3M Industrial Design Intern - Safety & Industrial Business Group (SIBG)

Maplewood, Minnesota, United States +1 location

In person

Internship - 2027 Undergraduate 3M Industrial Design Intern - Safety & Industrial Business Group (SIBG) The role of Undergraduate Design Intern is intended to …

Added Oct 27, 2026

Save job

Intel

PDK Engineer

Bengaluru, Karnataka, India

Full time
Regular

We are looking for a skilled DRC Runset Engineer to develop, validate, support, and optimize Design Rule Checking runsets for advanced semiconductor process …

Added Oct 27, 2026

Save job

Broadcom

DFT Engineer

Austin, Texas, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development …

Added Nov 7, 2026

Save job

Broadcom

DFT Engineer

Austin, Texas, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development …

Added Nov 7, 2026

Save job

Broadcom

DFT Engineer

San Jose, California, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California …

Added Nov 7, 2026

Save job

Broadcom

DFT Engineer

San Jose, California, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose. California …

Added Nov 7, 2026

Save job

American Electric Power

Engineer Assc- Engineer Sr

Roanoke, Virginia, United States

Full time
Regular

Pay posted by employer$74,551–$128,688

… of assigned objectives. Job Description What You'll Do: You’ll apply your knowledge in engineering design, project management and maintenance of utility systems. You’ll contribute to knowledge sharing initiatives …

Added Oct 28, 2026

Save job

Intel

Hardware Engineer

Santa Clara, California, United States

Full time
Regular

Pay posted by employer$122,440–$232,190 USD per year

… and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something …

Added Oct 27, 2026

Save job

Broadcom

DFT Engineer

San Jose, California, United States

Full time
Regular

Pay posted by employer$68,800–$110,000 USD per year

Broadcom's ASIC Product Division is seeking candidates for a DFT Engineer position at our San Jose, California Development Center. The successful candidate will participate in SoC …

Added Nov 10, 2026

Save job

Intel

PDK Engineer

Bengaluru, Karnataka, India

Full time
Regular

We are looking for a skilled DRC Runset Engineer to develop, validate, support, and optimize Design Rule Checking runsets for advanced semiconductor process …

Added Oct 27, 2026

Save job

Cisco Systems

ASIC Engineer

Caesarea, Israel +1 location 2 postings

Meet the Team Join the Cisco Silicon One Front-End Design team, at the core of Cisco’s silicon development. Our engineers cover the full spectrum of chip design: …

Added Oct 27, 2026

Save job

Cisco Systems

Hardware Engineer

Hsinchu, Taiwan, Taiwan +1 location

… • May lead and execute projects with limited complexity. • Drives small-to-medium features from technical design through completion. • Collaborates with team members from other functions, as well as multi-functional …

Added Oct 27, 2026

Save job

Baker Hughes

Senior Engineer

Houston, Texas, United States

Full time

… ICDs, Sand Control Screens, Sand Control Packers and MST Systems and tools, and Barrier Valves. Performing design activities, including 3D CAD design, layouts, calculations, manufacturing drawings, tolerances studies …

Added Oct 27, 2026

Save job

Quality Engineer

Johor Bahru, Johor, Malaysia

Full time
Reg Employee

… developed subject matter knowledge. The role involves enhancing concepts and designs through analytical and physical evaluations to boost efficiency and enhance quality. The role develops and executes parameters and test …

Added Oct 12, 2026

Save job

Cisco Systems

Hardware ASIC Packaging SI/PI Simulation and Design Lead (Hybrid)

San Jose, California, United States +10 more

Pay posted by employer$186,900–$267,700

View job

Save job

Minimum Qualifications · employer excerpt

Bachelor's degree in Electrical Engineering and 8+ years of relevant signal and power integrity experience, or Master's degree in Electrical Engineering and 6+ years of relevant signal and power integrity experience, or PhD in Electrical…
High-Speed Design & Theory: Experience with high-speed design principles, including Transmission Line Theory, electromagnetics, scattering parameters, and impedance network analysis, applied to 56G PAM4 SerDes architectures, channel…
SI/PI Simulation Proficiency: Experience with pre- and post-layout signal and power integrity (SI/PI) simulations using industry-standard EDA tools such as Cadence Sigrity, Ansys HFSS, and Keysight ADS.
Layout Review & Physical Validation: Experience conducting detailed layout reviews and physical design validation using tools such as Cadence APD and Ansys EM flows to ensure signal performance and crosstalk mitigation.
Circuit Analysis: Experience with SPICE for circuit-level analysis, signal modeling, and performance validation.

About this opportunity

Original employer description

The application window is expected to close on: 12/30/2026

This role is based in our San Jose, CA office, with a preference for candidates who can commute onsite 4–5 days per week. We are open to considering candidates for fully remote work.

Meet the Team

Cisco Silicon One (#CiscoSiliconOne) is a business organization with a long track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s most complex networks and carry over 90% of IP traffic. Cisco Silicon One is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio.

We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our substrates use the latest 2.5D fanout technologies for large-scale integration, using the latest signaling and data transfer technologies. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry!

Your Impact

We are seeking a highly qualified Signal and Power Integrity Technical Lead to help us develop our next generation ASIC packaging to help define, design and verify ASIC packaging to be deployed in a range of Cisco platforms.

Develop, document, and implement design rules for ultra-high-speed signaling, ensuring power, performance, and area goals are met for products.
Analyze substrate signal integrity (SI) and power integrity (PI), providing feedback and collaborating with the layout team to develop optimal solutions across interposer, substrate, and PCB.
Design, document, and develop ASIC packages for high-volume, high-quality release, including post-layout extraction and reporting.
Collaborate with system partners, vendors, and design leads to achieve combined power and signal integrity and to resolve complex technical issues using advanced technology design rules.
Define the processes, methods, and tools for the design and implementation of complex ASIC/package developments.
Lead or participate in chip architecture discussions and the definition, architecture, and design of high-performance ASICs, including reviews of intricate IC and analog/mixed-signal circuit designs.
Mentor and support the signal integrity team, junior engineers, and influence packaging/hardware teams, ensuring all technical specifications and innovative solutions are met.
Develop and promote a culture of design reviews, postmortems, and continuous improvement across multi-disciplined engineering teams.

Minimum Qualifications

Bachelor's degree in Electrical Engineering and 8+ years of relevant signal and power integrity experience, or Master's degree in Electrical Engineering and 6+ years of relevant signal and power integrity experience, or PhD in Electrical Engineering and 3+ years of relevant signal and power integrity experience.
High-Speed Design & Theory: Experience with high-speed design principles, including Transmission Line Theory, electromagnetics, scattering parameters, and impedance network analysis, applied to 56G PAM4 SerDes architectures, channel modeling, and BER prediction.
SI/PI Simulation Proficiency: Experience with pre- and post-layout signal and power integrity (SI/PI) simulations using industry-standard EDA tools such as Cadence Sigrity, Ansys HFSS, and Keysight ADS.
Layout Review & Physical Validation: Experience conducting detailed layout reviews and physical design validation using tools such as Cadence APD and Ansys EM flows to ensure signal performance and crosstalk mitigation.
Circuit Analysis: Experience with SPICE for circuit-level analysis, signal modeling, and performance validation.

Preferred Qualifications

Skilled in articulating ideas and technical concepts to diverse audiences, both verbally and in writing.
Experience with high-bandwidth memory (HBM) or high-speed memory interface SI.
Experience with die-to-die interfaces (UCIe or proprietary).
Experience with advanced packaging (CoWoS, EMIB, interposer-based designs), including SI/PI analysis of 2.5D ASIC packaging.
Experience with Vector Network Analysis.
Experience with IBIS.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

.75% of incentive target for each 1% of revenue attainment up to 50% of quota;
1.5% of incentive target for each 1% of attainment between 50% and 75%;
1% of incentive target for each 1% of attainment between 75% and 100%; and
Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$186,900.00 - $307,800.00

Non-Metro New York state & Washington state:

$166,300.00 - $274,100.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Why this result? · Employer labels

Keywords also found in description

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.