1,000+ matching jobs for “Design Verification Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Nvidia

Senior Chip Design Verification Engineer

Israel, Tel Aviv

NVIDIA is looking for a best-in-class Chip Design Verification Engineer to join our outstanding Networking Silicon Engineering team, developing the industry's best high-speed …

Added Oct 27, 2026

Save job

Intel

Senior Core Design Verification Engineer

Malaysia, Penang

The Role and Impact As a CPU Design Verification Engineer, you will play a pivotal role in ensuring the functionality and reliability of cutting-edge CPU designs. …

Added Oct 27, 2026

Save job

Palo Alto Networks

Senior ASIC Design Verification Engineer

Santa Clara, California, United States

Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products …

Added Oct 27, 2026

Save job

Nvidia

Senior Chip Design Verification Engineer

Israel, Tel Aviv +1 location

NVIDIA is looking for best-in-class Chip Verification Engineers to join our outstanding Networking Silicon Engineering team, developing the industry's best …

Added Oct 27, 2026

Save job

Intel

Senior Core Design Verification Engineer

Malaysia, Penang

The Role and Impact As a CPU Design Verification Engineer, you will play a key role in ensuring the reliability and functionality of Intel's next-generation CPUs. …

Added Oct 27, 2026

Save job

Cisco Systems

Senior ASIC Design Verification Engineer

San Jose, California, United States

Pay posted by employer$167,700–$245,200

… experiment more, and work quickly. Join us to power the future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary data center solutions. You will define, …

Added Oct 27, 2026

Save job

Arrow Electronics

Design Verification Engineer(eInfochips Inc)

US-CA-San Jose, California

Full time
Regular

Pay posted by employer$95,900–$149,600

… CPU ARM/RISC-V with C knowledge Regression & Coverage Closure What We Are Looking For: Execute complete verification project in the role senior engineer with hands on experience, mentoring, client communication / …

Added Oct 27, 2026

Save job

Intel

Mixed Signal Design Verification Engineer

Hillsboro, Oregon, United States +1 location

Pay posted by employer$122,440–$200,340 USD per year

… innovation, dedicated to creating products that transform industries and improve lives worldwide. We design and manufacture advanced silicon solutions that power the digital world. Our commitment to excellence …

Added Oct 27, 2026

Save job

Nvidia

Senior Digital Design Verification Engineer - Hardware

Santa Clara, California, United States

We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the …

Added Oct 31, 2026

Save job

Cisco Systems

Design Verification Technical Leader

Carlsbad, California, United States +1 location

Pay posted by employer$192,400–$275,800

… and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and …

Added Oct 27, 2026

Save job

Nvidia

Senior ASIC Design Verification Engineer - LPU

Canada, Remote

… join the team and see how you can make a lasting impact on the world. NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This …

Added Oct 31, 2026

Save job

Nvidia

Senior ASIC Design Verification Engineer - LPU

Santa Clara, California, United States +5 locations

Added Oct 27, 2026

Save job

Intel

Senior Design Verification Engineer - Neuromorphic Computing

Hillsboro, Oregon, United States +4 locations

Pay posted by employer$122,440–$232,190 USD per year

… the versatility demanded by modern AI workloads. Position Overview We are seeking experienced pre-silicon verification engineers who are passionate about driving innovation at the intersection of advanced semiconductor …

Added Oct 27, 2026

Save job

Arrow Electronics

Senior Design Verification Engineer (eInfochips Inc)

US-MN-Minnesota (Remote Employees)

Full time
Regular

What You'll Be Doing: Testbenches: Build scalable verification environments using UVM and SystemVerilog. Planning: Create detailed verification plans from architectural …

Added Oct 27, 2026

Save job

Cisco Systems

ASIC Design Verification Engineer, Technical Leader

San Jose, California, United States

Pay posted by employer$186,900–$267,700

… power the future of the digital world. You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification engineers, designers, hardware and …

Added Oct 27, 2026

Save job

GE HealthCare Technologies

Verification Engineer

Seongnam-si, Gyeonggi-do, South Korea

Summary The Verification Engineer is responsible for carrying out the verification of application and systems software within the …

Added Oct 27, 2026

Save job

Boeing

Entry Level ASIC/FPGA Design Verification Engineer

USA - El Segundo, CA

In person
Full time
Regular

Pay posted by employer$79,050–$106,950

Execute assigned verification tasks and progressively increase ownership. Develop simulation, debug, coverage, and requirements …

Added Oct 14, 2026

Save job

Broadcom

Verification Engineer

San Jose, California, United States +1 location

Full time
Regular

Pay posted by employer$121,900–$195,000 USD per year

… to low power and most advanced wireless solutions as examples. Responsibilities Develop and execute verification plans for IP blocks at both block and system levels Build and maintain System Verilog /UVM-based …

Added Oct 5, 2026

Save job

Nvidia

Senior Design Verification Engineer - GPU Memory Subsystem

Durham, North Carolina, United States

… team and see how you can make a lasting impact on the world. We're looking for a talented, motivated Senior Design Verification Engineer to join our GPU memory subsystem team in Durham, NC. Looking to join a dynamic team solving complex …

Added Oct 27, 2026

Save job

Cisco Systems

ASIC Design Verification Technical Leader

Armenia

… ensuring robust test infrastructure for cutting-edge hardware solutions. Our team collaborates closely with design and product development teams, playing a pivotal role in the integration and validation of test logic …

Added Oct 27, 2026

Save job

Intel

Senior Design Verification Engineer - Neuromorphic Computing

Hillsboro, Oregon, United States +4 more

Pay posted by employer$122,440–$232,190 USD per year

View job

Save job

Qualifications · employer excerpt

Minimum qualifications• Bachelors and 5+ years OR Masters and 3+ years of silicon engineering experience.• 3+ years of pre-silicon verification or post-silicon validation experience in SoC accelerators or custom ASIC designs.• 3+ years of…

About this opportunity

Original employer description

Job Details:

Job Description:

The Opportunity
For nearly a decade, Intel's Neuromorphic Computing Lab-together with a global ecosystem of 250+ research groups-has explored architectures, algorithms, and software inspired by the brain's extraordinary efficiency, scalability, and adaptability. Our Loihi series of research chips pioneered event-driven, sparse, and massively parallel neuro-inspired processing, fueling over 100 peer-reviewed publications that validate the promise of this novel approach.

Now, we're entering an exciting new chapter: transforming these breakthroughs into real-world products that will power the coming era of physical AI systems-beyond the reach of GPUs and mainstream AI accelerators.

If you are passionate about pushing the boundaries of computing, from transistor-level innovation to software abstractions, join us. Help define the next wave of AI technology that harnesses the proven advantages of Intel's neuromorphic computing technology with the versatility demanded by modern AI workloads.

Position Overview
We are seeking experienced pre-silicon verification engineers who are passionate about driving innovation at the intersection of advanced semiconductor technologies, physical AI and next-generation computing architectures. As a member of Intel's neuromorphic silicon team, you will develop and scale verification methodologies spanning software, RTL, and emulation platforms to validate these novel architectures.

This role requires a full-stack verification mindset. You will create application-driven workloads using high-level software APIs while also developing robust HDL-based verification environments that ensure correctness at the lowest levels of hardware implementation. Working closely with architecture, design, and software teams, you will help drive verification strategies that enable first-pass silicon success.

An openness to learning new technologies and methodologies, such as asynchronous design techniques and AI-driven verification automation, is essential.

Responsibilities
• Mapping application-level requirements to unit- and system-level test plans.
• Write Python-based directed and random tests for design partitions and chip-level.
• Running regressions, debugging test failures, tracking coverage and working with designers to fix failures and improve coverage.
• Maintaining assertions, scoreboards and any tools/flows that are developed.
• Integrating VIPs and coordinating with IP teams to ensure protocol requirements are met.

Qualifications:

Minimum qualifications
• Bachelors and 5+ years OR Masters and 3+ years of silicon engineering experience.
• 3+ years of pre-silicon verification or post-silicon validation experience in SoC accelerators or custom ASIC designs.
• 3+ years of experience in UVM and constrained random verification methods.
• 2+ years of experience developing the entire verification stack from test planning to execution, e.g. covering test development, coverage tracking, emulation, and post-silicon.
• 1+ year of experience using AI tools for test generation, debugging and improving overall productivity.

Preferred qualifications
• Experienced in neuromorphic computing or AI/ML accelerator design.
• Experience with commercial Verification IPs for standard IO interfaces, PHYs, and protocols such as Ethernet, PCIE, MACsec/IPsec, RoCEv2, MIPI CSI-2, JESD204.
• Experience with DFX, low power and UPF verification techniques.

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, Oregon, Hillsboro

Additional Locations:

US, Arizona, Phoenix, US, California, Folsom, US, California, Santa Clara, US, Texas, Austin

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Why this result? · Employer labels

Search phrase in title

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.