Physical Design Engineer · AnywhereEdit
Filters
Work arrangement
Work arrangement
Schedule
Schedule
Employment type
Employment type
Seniority
Seniority
Employer
Employer

More employers match. Refine your search to find them.

1,000+ matching jobs for “Physical Design Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Boeing

Associate Structural Design Engineer

USA - North Charleston, SC

  • In person

Pay posted by employer$85,000–$115,000

… integrating and documenting primary and secondary structural requirements to establish the system design Develops, maintains and modifies basic structural and interior payload system and component designs, using …

Added Oct 12, 2026

AES

Transmission Line Design Engineer

Indianapolis, Indiana, United States

… and energize your career with a true leader in global energy. AES Indiana is seeking a Transmission Line Design Engineer to support the engineering, design, and construction of new and existing transmission line …

Added Nov 3, 2026

Intel

Platform Hardware Design Engineer

Hillsboro, Oregon, United States

Pay posted by employer$164,470–$232,190 USD per year

Position Overview As a Platform Hardware Design Engineer, you will drive the end-to-end development of platform hardware, translating high-level system …

Added Oct 27, 2026

Intel

GPU Design Verification Engineer

Folsom, California, United States +1 location

Pay posted by employer$122,440–$200,340 USD per year

… and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something …

Added Oct 28, 2026

Cisco Systems

ASIC Design Verification Engineer

Taipei, Taiwan, Taiwan

… ASICs more general and programmable. Cisco Common ASIC Group is looking for an expert Senior Verification Engineer to drive existing projects and engage in new development of our next generation switching systems. As part …

Added Oct 27, 2026

Intel

GPU Logic Design Engineer

Bengaluru, Karnataka, India

The Role and Impact: As a GPU Logic Design Engineer, you will be instrumental in developing the next generation of graphics IPs, contributing directly …

Added Oct 27, 2026

Broadcom

Memory Layout Design Engineer

Bengaluru, Karnataka, India

  • Full time
  • Regular

… Virtuoso Layout, Layout XL, VXL, EXL, and Cadence Schematic Capture. Strong experience in memory layout design and physical verification (LVS, DRC, ERC, Antenna, Electro Migration) in CMOS processes. Extensive …

Added Oct 5, 2026

Intel

Senior Design Verification Engineer

Santa Clara, California, United States

Pay posted by employer$164,470–$311,890 USD per year

About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of …

Added Oct 27, 2026

Nvidia

Senior Thermal Design Engineer

Santa Clara, California, United States

We are looking for a highly motivated Senior Thermal Product Design Engineer to join this dynamic and innovative team to support the next generation of products and thermal …

Added Oct 27, 2026

Analog Devices

Power IC Design Engineer

Pudong, Shanghai, China

As a Staff Power IC Design Engineer in ADI's Shanghai design center, you will develop high-performance power management circuit blocks …

Added Nov 3, 2026

Intel

Chassis IP Design Engineer

Bengaluru, Karnataka, India

The Role and Impact As an IP Logic Design Engineer, you will be instrumental in developing and optimizing logic designs for high-performance IP …

Added Oct 27, 2026

Intel

Analog Circuit Design Engineer

Bengaluru, Karnataka, India

Intel is looking for an experienced Analog Designer to join the IO Design Team in Bengaluru. In this role, you will be responsible for leading the design and development of advanced …

Added Oct 27, 2026

Cisco Systems

Senior Design Verification Engineer

Belgrade, Central Serbia, Serbia

… stages, from architectural discussions to emulation and simulation support. Collaborate with global teams, design and block owners, chiplet and full-chip owners as well as emulation, compiler, and software development …

Added Oct 27, 2026

HP

Senior ASIC Design Engineer

Vancouver, Washington, United States

  • Full time
  • Reg Employee

Pay posted by employer$116,150–$182,400 USD per year

Lead functional blocks and/or subsystems of digital ASICs from design to silicon verification. This includes RTL coding, verification, silicon validation, and qualification. …

Added Oct 12, 2026

Intel

SoC Design Verification Engineer

Bengaluru, Karnataka, India 2 postings

… the future of computing and enable groundbreaking advancements in the industry. Position Overview: As a SoC Design Verification Engineer, you will play a pivotal role in ensuring that Intel's complex System-on-Chip (SoC) …

Added Oct 27, 2026

Intel

SoC Design Verification Engineer

Bengaluru, Karnataka, India

… the future of computing and enable groundbreaking advancements in the industry. Position Overview: As a SoC Design Verification Engineer, you will play a pivotal role in ensuring that Intel's complex System-on-Chip (SoC) …

Added Oct 27, 2026

Analog Devices

Product Engineer / Design Evaluation

Wilmington, Massachusetts, United States

Pay posted by employer$87,188–$119,906

… About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and …

Added Nov 3, 2026

Intel

Staff Logic Design Engineer

Malaysia, Penang 2 postings

… engineering talent to join Intel’s next-generation Client SoC development team as a SoC RTL/Logic Staff Design Engineer. In this role, you will contribute to Intel’s latest Client product families, helping build …

Added Oct 27, 2026

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.

Create your account

Open signup in a full page