1,000+ matching jobs for “Design Verification Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Intel

GPU Logic Design Engineer

Bengaluru, Karnataka, India

Full time
Regular

The Role and Impact: As a GPU Logic Design Engineer, you will be instrumental in developing the next generation of graphics IPs, contributing directly …

Added Oct 27, 2026

Save job

Analog Devices

Product Engineer / Design Evaluation

Wilmington, Massachusetts, United States

Pay posted by employer$87,188–$119,906

… innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X . Product Engineer Analog Devices Inc. is seeking an intelligent new graduate as Product (Design Evaluation) Engineer to join …

Added Nov 3, 2026

Save job

Analog Devices

Senior Digital Design Engineer

Bengaluru, Karnataka, India +1 location

… [ Implement ECOs : Generate and execute functional and timing Engineering Change Orders (ECOs) late in the design cycle. Conduct Sign-Off Analysis : Perform Logical Equivalence Checking (LEC), parasitic extraction, Static …

Added Nov 3, 2026

Save job

Nvidia

Mask Design Engineer – Hardware

Santa Clara, California, United States +5 locations

… problems in a wide range of sectors. To this purpose, we are now seeking a hard-working Senior Mask Design Engineer who is committed to making a difference in the world through their contributions! This position …

Added Oct 27, 2026

Save job

Intel

Platform Hardware Design Engineer

Hillsboro, Oregon, United States

Full time
Regular

Pay posted by employer$164,470–$232,190 USD per year

Position Overview As a Platform Hardware Design Engineer, you will drive the end-to-end development of platform hardware, translating high-level system …

Added Oct 27, 2026

Save job

Analog Devices

Staff Physical Design Engineer

Bengaluru, Karnataka, India

… 16nm, 7nm, 5nm, 4nm). Drive timing closure, congestion resolution, IR/EM, signal integrity, and physical verification (DRC/LVS/antenna) to meet PPA and quality targets. Define and refine hierarchical PNR strategies, IO …

Added Nov 3, 2026

Save job

Analog Devices

Staff Physical Design Engineer

CLOSED-India, Bangalore, Aveda Meta

Added Nov 3, 2026

Save job

Micron Technology

Principal Design Engineer, DRAM

Boise, ID - Main Site

Define and implement DFT, testmode, and related design methodology requirements for current and future memory products Design and evaluate new DFT circuit and …

Added Nov 3, 2026

Save job

RTX

Principal FPGA Design Engineer

US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A

… missiles/effectors, radars, and electronic warfare systems. The team leverages digital, analog, and power design skills to provide support throughout the product lifecycle from architecture and design through production …

Added Oct 27, 2026

Save job

Broadcom

Lead Physical Design Engineer

IND-Pune EON Kharadi Infrastructure

Full time
Regular

Role Overview As a Lead Physical Design Engineer, you will drive physical design implementation for complex SoC architectures on 5nm and advanced …

Added Oct 27, 2026

Save job

Nvidia

ASIC Design Engineer - Hardware

Austin, Texas, United States

Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You will focus on improving methodologies and delivering system-level IP …

Added Oct 27, 2026

Save job

Broadcom

I/O Design Engineer

Chandler, Arizona, United States

Full time
Regular

Pay posted by employer$109,700–$175,500 USD per year

Role Overview Broadcom’s Central Engineering Group is seeking an I/O Design Engineer with experience in analog and mixed-signal IC design. The candidate will contribute to the design …

Added Oct 5, 2026

Save job

Thermo Fisher Scientific

Junior System Engineer – Verification & Investigation - Desktop SEM

Brno, South Moravian, Czechia

Position Summary As a Junior System Engineer – Verification & Investigation , you will support the development and continuous improvement of our Desktop …

Added Oct 16, 2026

Save job

Nvidia

Senior ASIC Design Engineer

Santa Clara, California, United States

We are now looking for a Senior ASIC Design Engineer. NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This …

Added Oct 27, 2026

Save job

Marvell Technology

Digital IC Design Engineer

Córdoba, Cordoba, Argentina

Full time
Regular

include: · RTL design/coding. · Testbench simulation and verification. · Debug design issues and ensure functional correctness. · …

Added Nov 3, 2026

Save job

Intel

Chassis IP Design Engineer

Bengaluru, Karnataka, India

Full time
Regular

The Role and Impact As an IP Logic Design Engineer, you will be instrumental in developing and optimizing logic designs for high-performance IP …

Added Oct 27, 2026

Save job

Intel

Physical Design Clocking Engineer

Santa Clara, California, United States

Full time
Regular

Pay posted by employer$105,650–$149,150 USD per year

As a Physical Design Engineer, you will play a critical role in the implementation of custom IP and SoC designs, transforming …

Added Nov 4, 2026

Save job

Nvidia

Software Verification Manager, SDK

Israel, Yokneam

NVIDIA is looking for a strong hands-on verification manager to lead the growing SDK Verification team. This role combines leadership with deep technical …

Added Oct 27, 2026

Save job

Intel

Analog Circuit Design Engineer

Bengaluru, Karnataka, India

Full time
Regular

Intel is looking for an experienced Analog Designer to join the IO Design Team in Bengaluru. In this role, you will be responsible for leading the design and development of advanced …

Added Oct 27, 2026

Save job

Intel

Senior SOC Design Engineer

Malaysia, Penang

Full time
Regular

The Role and Impact As a SoC Logic Design Engineer, you will play a pivotal role in the integration and pre-silicon validation of multiple IPs within …

Added Oct 27, 2026

Save job

Intel

GPU Logic Design Engineer

Bengaluru, Karnataka, India

Full time
Regular

View job

Save job

Qualifications · employer excerpt

Bachelor's degree or Masters in Computer Engineering, Computer Science, Electrical Engineering, or a related field.
4+ years M.Tech and 5+ B.tech with hands on experience in RTL coding, logic design, and verification processes for GPU or similar domains.
Proficiency in Verilog/System Verilog and familiarity with hardware design flows and methodologies.
Experience with synthesis, timing analysis, and structural design using tools such as Lint and CDC.
Knowledge of computer architecture, microarchitecture, and static timing analysis.

1 more in the full description below.

About this opportunity

Original employer description

Job Details:

Job Description:

The Role and Impact:

As a GPU Logic Design Engineer, you will be instrumental in developing the next generation of graphics IPs, contributing directly to the design and optimization of register transfer level (RTL) coding for cutting-edge GPU blocks. Your day-to-day work will involve creating high-performance logic designs, ensuring they meet power, performance, area, and timing goals. The work you do will be integral to delivering innovative solutions for Intel's graphics products, directly impacting millions of users worldwide.

Business Group:

The Graphics IP team within Intel's Data Center Group (DCG) is dedicated to delivering world-class graphics and compute solutions for integrated, discrete, and data center AI products. Leveraging continuous innovation and engineering excellence, the team supports Intel's overall mission to drive technological advancements and deliver high-performance computing solutions. This role places you at the forefront of industry-leading graphics IP development efforts.

Key Responsibilities:

Develop logic designs and create RTL code for graphics IPs, including compute, display, and media blocks.
Optimize logic designs to meet power, performance, area, and timing goals, ensuring design integrity for physical implementation.
Participate in defining the architecture and microarchitecture features of GPU blocks.
Review verification plans to ensure design features are accurately validated across hierarchies.
Drive unit-level verification and resolve RTL test failures, implementing corrective measures to ensure design correctness.
Collaborate with SoC teams to ensure high-quality integration of GPU blocks.
Utilize industry-standard tools and methodologies for design and verification.

Qualifications:

Minimum Qualifications:

Bachelor's degree or Masters in Computer Engineering, Computer Science, Electrical Engineering, or a related field.
4+ years M.Tech and 5+ B.tech with hands on experience in RTL coding, logic design, and verification processes for GPU or similar domains.
Proficiency in Verilog/System Verilog and familiarity with hardware design flows and methodologies.
Experience with synthesis, timing analysis, and structural design using tools such as Lint and CDC.
Knowledge of computer architecture, microarchitecture, and static timing analysis.
Proficiency in programming/scripting languages such as Python, Perl, or Shell scripting for automation.

Preferred Qualifications:

Master's degree in Computer Engineering, Computer Science, Electrical Engineering, or a related field.
Strong analytical skills and experience in low-power design and power optimization techniques.
Familiarity with ASIC design flow and industry-standard verification tools/methodologies.
Exposure to ML/AI and HPC workload knowledge.
Effective team player with strong communication skills and a continuous learning mindset.

Join a team that thrives on innovation and excellence, where your contributions will shape the future of graphics technology. Apply today and take the next step in advancing your career with Intel.

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location:

India, Bangalore

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Why this result? · Employer labels

Keywords also found in description

Full time
Regular
Silicon Hardware Engineering

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.