557 matching jobs for “Senior Chip Design Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Nvidia

Senior ASIC Design Engineer - DFT

US, CA, Santa Clara

We are now looking for a Senior ASIC Design Engineer to join our DFT team! NVIDIA has continuously reinvented itself over two decades. Our …

Added Oct 27, 2026

Save job

Nvidia

Senior ASIC Floorplan Design Engineer

US, CA, Santa Clara +1 location

NVIDIA is seeking an experienced ASIC Floorplan Engineer to design and implement the world's leading SOCs, CPUs, and GPUs. This position offers you a unique …

Added Oct 27, 2026

Save job

Intel

GPU Senior Logic Design Engineer

India, Bangalore

GPU Senior Logic Design Engineer: Develop logic design, generate/write Register Transfer Level (RTL) code, and perform …

Added Oct 27, 2026

Save job

KLA

Sr. Mechanical Design Engineer (E)

Milpitas, California, United States

Full time
Regular

Pay posted by employer$167,300–$284,400

… devices to volume production quickly and cost-effectively. Enabling the movement towards advanced chip design, KLA's Global Products Group (GPG), which is responsible for creating all of KLA’s metrology and …

Added Oct 15, 2026

Save job

KLA

Sr. Mechatronics Systems Design Engineer

Milpitas, California, United States

Full time
Regular

Pay posted by employer$141,300–$240,200 per year

Added Oct 15, 2026

Save job

Cisco Systems

Senior ASIC Design Verification Engineer

San Jose, California, United States

Pay posted by employer$167,700–$245,200

… and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and …

Added Oct 27, 2026

Save job

Intel

Senior DFT Logic Design Engineer

US, Arizona, Phoenix +2 locations

Pay posted by employer$141,910–$269,100 USD per year

… we provide an unparalleled blend of an industry-leading technology, a rich IP portfolio, a world-class design ecosystem, and an operationally resilient global manufacturing supply chain. Intel Foundry will be …

Added Oct 27, 2026

Save job

Broadcom

Senior Memory Circuit Design Engineer

Bengaluru, India

Full time
Regular

Analyze different memory architectures and highlight the tradeoffs Design and build memory or circuit blocks at the gate or transistor level Simulate and analyze the circuit design …

Added Oct 5, 2026

Save job

Intel

Senior CPU RTL Design Engineer

US, Texas, Austin +1 location

Pay posted by employer$164,470–$311,890 USD per year

… laptops, as well as data center solutions and many other applications. As part of our team, you will help design the next generation of high-performance microprocessors. We are looking for a skilled individual who is …

Added Oct 27, 2026

Save job

RTX

Senior FPGA Design Engineer (Hybrid)

US-PR-AGUADILLA-110 ~ Rd 110 N Km 28.8 ~ RD110

Requirements capture, ASIC / FPGA digital architecture and design using RTL, timing closure, verification, and system integration Recommend new tools and practices for …

Added Oct 27, 2026

Save job

Nvidia

Senior Hardware System Design Engineer

US, OR, Hillsboro

Are you prepared to develop the future of computing? Become part of our outstanding team at NVIDIA as a Senior HW System Designer in Hillsboro. You will have an important role in composing the infrastructure for the …

Added Oct 27, 2026

Save job

Nvidia

Senior SOC Design Engineer - Networking Group

India, Bengaluru

We are currently seeking an expert SOC Design and Integration Engineers with strong design fundamentals to work in Networking chip design group. You'll …

Added Oct 27, 2026

Save job

KLA

Sr Opto-mechanical Design Engineer

Milpitas, California, United States

Full time
Regular

Pay posted by employer$117,800–$172,800 per year

… priorities by delivering high-impact work across your area of expertise. Responsible for the complete design process, including: Drive design from beginning to end including requirements specification, feasibility …

Added Oct 15, 2026

Save job

KLA

Sr Opto-mechanical Design Engineer

Milpitas, California, United States

Full time
Regular

Pay posted by employer$141,300–$207,233 per year

Added Oct 15, 2026

Save job

Nvidia

Senior ASIC Physical Design Engineer, Netlisting

US, CA, Santa Clara +1 location

… is our life’s work, to amplify human inventiveness and intelligence. We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge …

Added Oct 27, 2026

Save job

Nvidia

Senior Physical Design and Timing Engineer

US, MA, Westford

… join the team and see how you can make a lasting impact on the world. NVIDIA is looking for best-in-class Senior ASIC Timing Design Engineers to join our outstanding Networking Silicon engineering team, developing the …

Added Oct 27, 2026

Save job

KLA

System Design Engineer

Milpitas, California, United States

Full time
Regular

Pay posted by employer$136,300–$231,700 per year

Added Oct 15, 2026

Save job

KLA

System Design Engineer

Milpitas, California, United States

Full time
Regular

Pay posted by employer$136,300–$231,700 per year

Added Oct 15, 2026

Save job

Nvidia

Senior DTCO Engineer, CPU Physical Design

US, CA, Santa Clara +2 locations

… is our life’s work, to amplify human inventiveness and intelligence. We are now looking for a motivated Senior DTCO Engineer, CPU Physical Design to join our dynamic and growing team. As a Senior DTCO Engineer, you …

Added Oct 27, 2026

Save job

Applied Materials

Cable Design Engineer

Reẖovot, Israel

Senior Cable Design Engineer We are looking for a highly experienced Senior Cable Design Engineer to serve as the …

Added Oct 27, 2026

Save job

Nvidia

Senior ASIC Design Engineer - DFT

US, CA, Santa Clara

View job

Save job

About this opportunity

Original employer description

We are now looking for a Senior ASIC Design Engineer to join our DFT team!

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human imagination and intelligence. Make the choice to join us today. Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips.

What you'll be doing:

As a key member of our DFX Methodology Team, you will play a critical role in shaping the architecture, design, implementation, and verification of DFT IPs for our next-generation SoC products. You’ll help drive innovation across the full silicon lifecycle—from pre-silicon to post-silicon—while mentoring and collaborating with cross-functional teams.

Own the architecture and design of fuse controller and other DFT IPs for cutting-edge SoC designs
Develop, deploy, and enhance DFT methodologies for scalability and future product needs
Define and align feature sets by working closely with architects, platform, and software teams
Partner with design, verification, synthesis, timing, and backend teams to ensure cohesive integration
Create and execute test plans to support both functional and DFT full-chip verification
Support post-silicon bring-up and validation efforts including debug and issue resolution
Mentor junior engineers on test design strategies and trade-offs related to cost, quality, and performance

What we need to see:

BS/MS Electrical or Computer Engineering (or equivalent experience) in related domain with proven DFT experience
8+ years of hands-on experience in SoC architecture, RTL design, and verification
Strong proficiency in micro-architecture and RTL development using Verilog. (UVM experience is a plus)
Experience in DFT design, methodology, and implementation
Familiarity with related domains such as clocking, STA, place & route, and power optimization
Experience in post-silicon bring-up on ATE, including understanding of pattern formats, test program development, and failure analysis
Proficiency in scripting languages such as Python, Perl, or Tcl
Excellent communication skills and a collaborative mindset—with a curiosity and passion for solving complex technical challenges

Ways to Stand out from the Crowd:

Experience with UVM-based verification environments
Experience designing fuse, eFuse, or on-chip security blocks
Proven track record of successfully architecting DFT IPs across multiple product generations

Why Join Us? This is an opportunity to apply your DFT and SoC architecture expertise to some of the industry’s most complex and impactful semiconductor designs. At NVIDIA, your ideas will help shape energy-efficient compute platforms used by scientists, engineers, creators, and gamers around the world. You’ll grow alongside world-class engineering teams in a collaborative, fast-paced environment that values innovation, excellence, determination, and teamwork. We offer competitive compensation, comprehensive benefits, and meaningful opportunities to advance your career.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until October 27, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Why this result? · Employer labels

Keywords also found in description

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.