Searching jobs…
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Israel, Tel Aviv +3 locations
… that is responsible to our environment. The NVIDIA System-On-Chip (SOC) group is looking for a top ASIC Engineer with a curiosity about SOC design automation, RTL integration, chip build and assembly, and padring design …
US, CA, Santa Clara
NVIDIA is seeking a highly skilled Senior PCB Library Engineer to own the development, validation, and release of PCB library assets supporting the …
US, CA, Santa Clara
NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to …
Armenia
… making a tangible impact on product quality, you’ll feel right at home here. Your impact As a Test Timing Engineer, you will play a pivotal role in developing and validating timing constraints that ensure the accuracy and …
Plano, Texas, United States
Pay posted by employer$78,000–$156,000
Job Title Senior Electrical Engineer, Manufacturing Working at Abbott At Abbott, you can do work that matters, grow, and …
Bengaluru, India 2 postings
JD for Senior Design Engineer 1) Contribute/Lead towards Design and Development of Single/Multiport SRAM, Register file …
Zürich, Switzerland
Senior Operations & NPI Engineer – New Product Introduction Shape the Future of Mechanical Circulatory Support …
Hyderabad, India
… autonomy, resources and tools they need to take science a step beyond. Role Purpose Summary: The "Sr. Staff Engineer, Electrical" is a member of a global R&D Team. The role is of a hands-on Electrical/Electronic engineer who …
US, CA, Santa Clara +4 locations
The NVIDIA Clocks Team is looking for an excellent Senior ASIC Verification engineer with extensive experience in Design Verification. The NVIDIA Clocks Team is …
Israel, Yokneam
… EQ/TQ Review Gerber/ODB++ files Creating PCB footprint What We Need to See: Practical Electrical Engineer, or BSc in Electrical Engineering 5+ years of experience in high-speed PCB design Knowledge of PCB design …
US, CA, Santa Clara +3 locations
… team and see how you can make a lasting impact on the world. We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, …
US, CA, Santa Clara +1 location
We are now looking for a Senior Circuit Timing Engineer! NVIDIA stands at the intersection of hardware excellence and AI breakthrough, …
US, CA, Santa Clara
We are looking to hire a System Test Engineer who will work in the test solutions group at NVIDIA developing manufacturing test solutions for Datacenter …
US, CA, Santa Clara
We are now looking for a motivated Physical Design Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, …
Livingston, West Lothian
… professional to join the team and make a real difference to a range of Test Electronics projects. As a Senior Product Test Engineer you'll demonstrate a range of professional electronics skills such as debug, working …
Armenia
… Familiarity with power optimization techniques, power intent (UPF), power estimation. Familiarity with DFT/MBIST is a plus. Good communication skills, self-motivated and well-organized. Why Cisco? At Cisco, we’re …
Armenia
… deep understanding of chip architecture. Your primary focus will be to drive high-quality Design for Test (DFT) verification, ensuring robust and reliable silicon solutions that meet Cisco’s standards for performance …
US, CA, Santa Clara +1 location
… Understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug. Prior experience with arbiters, scheduling, …
Concord, Ontario, Canada
Pay posted by employer$111,333–$122,500 CAD per year
… get to answers they can trust. Learn about the Danaher Business System which makes everything possible. The Senior Electrical Engineer/Designer is responsible for leading the end-to-end development of analog and …
US, CA, Santa Clara +1 location
… adoption by joining NVIDIA's Advanced Technology Group! We are looking for a Full-Chip RTL Integration Engineer to join our dynamic and growing FE-ASIC development team. In this role, you will be responsible for …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.
