Intel
GPU Logic Design Engineer
Bengaluru, Karnataka, India
- Full time
- Regular
The Role and Impact: As a GPU Logic Design Engineer, you will be instrumental in developing the next generation of graphics IPs, contributing directly …
Searching jobs…
Design Verification Engineer · AnywhereEdit
Filters
1,000+ matching jobs for “Design Verification Engineer”
How results work
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Analog Devices
Product Engineer / Design Evaluation
Wilmington, Massachusetts, United States
Pay posted by employer$87,188–$119,906
… innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X . Product Engineer Analog Devices Inc. is seeking an intelligent new graduate as Product (Design Evaluation) Engineer to join …
Analog Devices
Senior Digital Design Engineer
Bengaluru, Karnataka, India +1 location
… [ Implement ECOs : Generate and execute functional and timing Engineering Change Orders (ECOs) late in the design cycle. Conduct Sign-Off Analysis : Perform Logical Equivalence Checking (LEC), parasitic extraction, Static …
Nvidia
Mask Design Engineer – Hardware
Santa Clara, California, United States +5 locations
… problems in a wide range of sectors. To this purpose, we are now seeking a hard-working Senior Mask Design Engineer who is committed to making a difference in the world through their contributions! This position …
Intel
Platform Hardware Design Engineer
Hillsboro, Oregon, United States
- Full time
- Regular
Pay posted by employer$164,470–$232,190 USD per year
Position Overview As a Platform Hardware Design Engineer, you will drive the end-to-end development of platform hardware, translating high-level system …
Analog Devices
Staff Physical Design Engineer
Bengaluru, Karnataka, India
… 16nm, 7nm, 5nm, 4nm). Drive timing closure, congestion resolution, IR/EM, signal integrity, and physical verification (DRC/LVS/antenna) to meet PPA and quality targets. Define and refine hierarchical PNR strategies, IO …
Analog Devices
Staff Physical Design Engineer
CLOSED-India, Bangalore, Aveda Meta
… 16nm, 7nm, 5nm, 4nm). Drive timing closure, congestion resolution, IR/EM, signal integrity, and physical verification (DRC/LVS/antenna) to meet PPA and quality targets. Define and refine hierarchical PNR strategies, IO …
Micron Technology
Principal Design Engineer, DRAM
Boise, ID - Main Site
Define and implement DFT, testmode, and related design methodology requirements for current and future memory products Design and evaluate new DFT circuit and …
RTX
Principal FPGA Design Engineer
US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A
… missiles/effectors, radars, and electronic warfare systems. The team leverages digital, analog, and power design skills to provide support throughout the product lifecycle from architecture and design through production …
Broadcom
Lead Physical Design Engineer
IND-Pune EON Kharadi Infrastructure
- Full time
- Regular
Role Overview As a Lead Physical Design Engineer, you will drive physical design implementation for complex SoC architectures on 5nm and advanced …
Nvidia
ASIC Design Engineer - Hardware
Austin, Texas, United States
Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You will focus on improving methodologies and delivering system-level IP …
Thermo Fisher Scientific
Junior System Engineer – Verification & Investigation - Desktop SEM
Brno, South Moravian, Czechia
Position Summary As a Junior System Engineer – Verification & Investigation , you will support the development and continuous improvement of our Desktop …
Broadcom
I/O Design Engineer
Chandler, Arizona, United States
- Full time
- Regular
Pay posted by employer$109,700–$175,500 USD per year
Role Overview Broadcom’s Central Engineering Group is seeking an I/O Design Engineer with experience in analog and mixed-signal IC design. The candidate will contribute to the design …
Nvidia
Senior ASIC Design Engineer
Santa Clara, California, United States
We are now looking for a Senior ASIC Design Engineer. NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This …
Marvell Technology
Digital IC Design Engineer
Córdoba, Cordoba, Argentina
- Full time
- Regular
include: · RTL design/coding. · Testbench simulation and verification. · Debug design issues and ensure functional correctness. · …
Intel
Chassis IP Design Engineer
Bengaluru, Karnataka, India
- Full time
- Regular
The Role and Impact As an IP Logic Design Engineer, you will be instrumental in developing and optimizing logic designs for high-performance IP …
Intel
Physical Design Clocking Engineer
Santa Clara, California, United States
- Full time
- Regular
Pay posted by employer$105,650–$149,150 USD per year
As a Physical Design Engineer, you will play a critical role in the implementation of custom IP and SoC designs, transforming …
Nvidia
Software Verification Manager, SDK
Israel, Yokneam
NVIDIA is looking for a strong hands-on verification manager to lead the growing SDK Verification team. This role combines leadership with deep technical …
Intel
Analog Circuit Design Engineer
Bengaluru, Karnataka, India
- Full time
- Regular
Intel is looking for an experienced Analog Designer to join the IO Design Team in Bengaluru. In this role, you will be responsible for leading the design and development of advanced …
Intel
Senior SOC Design Engineer
Malaysia, Penang
- Full time
- Regular
The Role and Impact As a SoC Logic Design Engineer, you will play a pivotal role in the integration and pre-silicon validation of multiple IPs within …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.