Searching jobs…
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Austin, Texas, United States +1 location
Pay posted by employer$164,470–$311,890 USD per year
… laptops, as well as data center solutions and many other applications. As part of our team, you will help design the next generation of high-performance microprocessors. We are looking for a skilled individual who is …
Austin, Texas, United States
include: Work with design teams across various disciplines such as Digital/RTL/Analog to ensure design convergence and integration in …
USA - Huntsville, AL
Pay posted by employer$112,200–$151,800
Design high speed digital circuits and perform signal integrity analysis Focus on electronic systems and …
Santa Clara, California, United States +2 locations
NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. …
Armenia
… role with four days per week at Cisco’s Yerevan office. Meet the Team You'll be joining our CAD Physical Design team within Cisco Silicon One, which is responsible for the entire backend methodology and flow development …
Migdal Ha‘Emeq, Northern District, Israel
… devices to volume production quickly and cost-effectively. Enabling the movement towards advanced chip design, KLA's Global Products Group (GPG), which is responsible for creating all of KLA’s metrology and …
Santa Clara, California, United States +1 location
We are now looking for a Senior Logic Design Engineer! As a member of our CPU Logic Design Team, you will be responsible for the design of …
Santa Clara, California, United States
… In this role you’ll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high speed interconnects in hyperscaler data centers. These …
China, Shanghai
ASIC-PD team is hiring both junior and senior engineers, whose work scope is physical design from RTL to GSDII: design quality check, synthesis, formal …
Hillsboro, Oregon, United States +3 locations
We are now looking for a Senior CPU Design Methodology Engineer! The complexity of chip development has greatly increased over the years. …
Milpitas, California, United States
Pay posted by employer$136,300–$231,700 per year
… devices to volume production quickly and cost-effectively. Enabling the movement towards advanced chip design, KLA's Global Products Group (GPG), which is responsible for creating all of KLA’s metrology and …
Caesarea, Israel
Cisco Silicon One is seeking a Physical Design Engineer. Meet the Team The Physical Design team within Cisco Silicon One owns backend methodology and flow …
Milpitas, California, United States
Pay posted by employer$136,300–$231,700 per year
… devices to volume production quickly and cost-effectively. Enabling the movement towards advanced chip design, KLA's Global Products Group (GPG), which is responsible for creating all of KLA’s metrology and …
Caesarea, Israel +1 location
Silicon One is seeking a CAD Engineer to join the Cisco Silicon One Physical Design team. Meet the Team You'll be part of the Cisco Silicon One …
USA - Mountain View, CA
Pay posted by employer$119,850–$162,150
. You will work on leading‑edge ASICs used in space and aerospace systems—driving architecture, verification, tapeout readiness, silicon debug, and cross‑discipline integration with architecture, RTL, verification, …
Malaysia, Penang
The Role and Impact We are seeking an EDA Tools Hardware Engineer to develop and enhance cutting-edge engineering design automation tools, methodologies, and workflows. In …
Huntsville, Alabama, United States
… that align product capabilities to the needs of our customer. We will empower our people to leverage design commonality and innovation, balancing risk and rigor, to achieve predictable and affordable solutions. We …
Pune, Maharashtra, India
… transceivers, and platforms that power Cisco's core data center networking solutions. We specialize in the design and integration of cutting-edge IM/DD optics and silicon photonic platforms that enable customers to deploy …
Santa Clara, California, United States +1 location
As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last-level …
Milpitas, California, United States
Pay posted by employer$186,200–$273,067 per year
… priorities by delivering high-impact work across your area of expertise. Responsibilities: The Sr. System Design Engineer will have a lead role in next generation product development, from technology evaluation and …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.
