Senior DFT Engineer · AnywhereEdit
Filters
Work arrangement
Work arrangement
Schedule
Schedule
Employment type
Employment type
Seniority
Seniority
Employer
Employer

More employers match. Refine your search to find them.

113 matching jobs for “Senior DFT Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Nvidia

Senior SOC Design Engineer - Networking Group

Bengaluru, Karnataka, India

… to interact with cross functional teams to build consensus. Experience in synthesis, physical design and DFT is a plus. Experience in RTL Build and Design Automation is a plus. Ways to Stand out from the crowd: Chip …

Added Oct 27, 2026

Nvidia

Senior System Integration and Validation Engineer

Santa Clara, California, United States

… meets reality. When something breaks late in a program, it usually breaks here first. We are hiring a Senior Engineer to lead system validation, debug, and cross-functional alignment on one of our most consequential …

Added Oct 27, 2026

Intel

CPU Senior Floor Plan Engineer

Bengaluru, Karnataka, India

… for all the aspects of Floorplan and pin placement activities. You will engage with Architecture, DFT and package to arrive at optimal chip planning early in the design cycle. You will work closely with …

Added Oct 27, 2026

Nvidia

Senior ASIC Design Verification Engineer - LPU

Santa Clara, California, United States +5 locations

… tools (VCS, Verdi or equivalent) Background in UPF power verification is a plus Experience in netlist and DFT verification is a plus Perl/Python and C/C++ programming language experience desirable Knowledge of ASIC …

Added Oct 27, 2026

RTX

Senior Electrical Engineer - ASIC/FPGA (Onsite)

Cedar Rapids, Iowa, United States

… toughest challenges and to meet the demands of a rapidly evolving global market. We are looking for a Senior FPGA Engineer to be involved in the design, implementation, verification, and integration of a wide variety …

Added Oct 27, 2026

RTX

Senior Electrical Engineer - ASIC/FPGA (Onsite)

US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A

… toughest challenges and to meet the demands of a rapidly evolving global market. We are looking for a Senior FPGA Engineer to be involved in the design, implementation, verification, and integration of a wide variety …

Added Oct 27, 2026

RTX

Senior Principal FPGA/ASIC Engineer (Onsite)

El Segundo, California, United States +1 location

… document and present one's work and status FPGA lab validation with advanced lab equipment Design for Test (DFT) and manufacturability issues Experience with Unix, scripting, C/C++, and/or Perl Proficiency using ASIC …

Added Oct 27, 2026

Cisco Systems

Senior ASIC Engineer - Post Silicon Validation

San Jose, California, United States

Pay posted by employer$167,700–$245,200

… Join us to power the future of the digital world. Your Impact: In this role as a Post-Silicon Validation Engineer, you will be responsible for: Planning and setting up Silicon Bring-up infrastructure, including system …

Added Oct 31, 2026

RTX

Sr Principal Electrical Engineer - ASIC/FPGA (Onsite)

US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A

… us and help shape the future of aerospace and defense. We are seeking an experienced and highly motivated Senior Principal Electrical or Computer Engineer to support the design, development, and integration of advanced …

Added Oct 27, 2026

Nvidia

Senior Software R&D Engineer, ECO Route - VLSI EDA

Santa Clara, California, United States +1 location

… novel algorithms, parallel computing, machine learning, and high-performance C++. We are seeking a Senior Software R&D Engineer to invent the next generation of detailed physical design algorithms, with a focus on …

Added Oct 27, 2026

Cisco Systems

Structural Test Engineer

Hanoi, Hanoi, Vietnam +2 locations 3 postings

… multiple global sites. Design Influence: Represent structural test in high-level design reviews, setting DfT standards and negotiating probe access and coverage requirements to reduce risk in NPI and production. …

Added Oct 27, 2026

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.

Create your account

Open signup in a full page