Searching jobs…
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Ahmedabad, Gujarat, India +1 location
Principal Accountabilities * RTL development for ASIC / FPGA * Responsible for completion of front end design flow (spec to RTL / Netlist) * Design, micro …
Austin, Texas, United States +1 location
… Come join the team and see how we can make a lasting impact on the world! NVIDIA is seeking an outstanding ASIC Verification Engineer - New College Graduate to verify the design and implementation of the world’s leading …
Cedar Rapids, Iowa, United States
Verification environment architecture and design using SystemVerilog with OVM/UVM Creation of written test plan, testcases, code coverage tracking, and …
Hillsboro, Oregon, United States +3 locations
We are now looking for a Senior CPU Design Methodology Engineer! The complexity of chip development has greatly increased over the years. We are now …
Córdoba, Cordoba, Argentina
… and lead. Your Team, Your Impact Built on decades of expertise and execution, Marvell’s custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure …
Bengaluru, Karnataka, India
… of complex networking processors and multi-die packages. • DFT Collaboration: Partner closely with Design for Test (DFT) and ASIC design teams during the pre-silicon phase to define testability requirements, …
Cedar Rapids, Iowa, United States
… Join us and help shape the future of aerospace and defense. We are hiring a Senior Principal Electrical Engineer (P5) for our growing Avionics FPGA/ASIC team in Cedar Rapids, IA. This position is for a highly experienced …
Hyderabad - Phoenix Aquila, India
… towards Efficient, Scalable IP/SS Verification Environment and Methodologies Interact with Architecture and Design Team to establish standard flows and Deliverables alignments. Understanding to Architecture requirements …
Armenia
… groundbreaking silicon architecture. We are a collaborative unit focused on pushing the boundaries of ASIC design for advanced process nodes. As part of our team, you will contribute to defining innovative Physical …
San Jose, California, United States
Pay posted by employer$143,800–$230,000 USD per year
Principal Physical Design Engineer — ASIC Products Division (APD) Location: San Jose, CA Position Type: Full-Time Who We Are — …
Santa Clara, California, United States
… work. Come join the team and see how we can make a lasting impact on the world. We are seeking to hire a ASIC Verification Engineer - New College Grad 2027 to contribute to the design verification activities that …
China, Shanghai
We are now looking for an Intern ASIC TOP Floorplan Design Engineer. NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement …
US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A
… missiles/effectors, radars, and electronic warfare systems. The team leverages digital, analog, and power design skills to provide support throughout the product lifecycle from architecture and design through production …
Tucson, Arizona, United States
… department develops electronics for our weapon system products. We are responsible for the architecture, design, and documentation of deliverable FPGA embedded processing. We engage at the outset of the weapon system …
US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A
… missiles/effectors, radars, and electronic warfare systems. The team leverages digital, analog, and power design skills to provide support throughout the product lifecycle from architecture and design through production …
Toronto, Ontario, Canada
We are now looking for a Senior ASIC Verification Engineer for our Coherent High Speed Interconnect team! For two decades, we have pioneered …
Santa Clara, California, United States +2 locations
We are looking for a Senior Digital Design Engineer to join our Semi-Custom Silicon products group. In this role, you will join a group of hard …
San Jose, California, United States
Pay posted by employer$121,900–$195,000 USD per year
Who We Are — Physical Design Team in APD Broadcom’s ASIC Products Division (APD) is the global leader in custom high-performance silicon …
Santa Clara, California, United States
NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to build …
Santa Clara, California, United States
… and intelligence. Make the choice to join us today. The GPU clocks group is looking for an exceptional ASIC Clocks Verification Engineer. The team is responsible for crafting all aspects of GPU clocking. The team …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.
