302 matching jobs for “Staff Design Verification Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Intel

Memory Layout Manager

Bengaluru, Karnataka, India

The Role and Impact We are seeking a skilled and motivated Layout Design Engineering Manager to lead a team of layout engineers in delivering best in class SRAM,RF,ROM,CAM Memory …

Added Oct 27, 2026

Save job

Jones Lang LaSalle

Project Lead

Bengaluru, Karnataka, India

Project Management & Execution Lead MEP design coordination from concept through construction completion for commercial building projects ranging from …

Added Oct 27, 2026

Save job

RTX

Senior Engineering Manager - IT Infrastructure / Simulation (Onsite)

Sterling, Virginia, United States

… and team leadership. You will oversee the software engineering infrastructure discipline which will include design, implementation, and continuous improvement of DevSecOps and Cyber engineer support for a major simulation …

Added Oct 27, 2026

Save job

Johnson & Johnson

Sr Eng RD Soft Eng

Boston, Massachusetts, United States

Pay posted by employer$109,000–$174,800

Job Description Senior Quality Engineer, Product Software Development Synthes or DePuy; West Chester, PA or Warsaw, IN or Raynham, MA or Palm Beach …

Added Oct 18, 2026

Save job

Nvidia

Senior Technical Program Manager – Circuit Solutions Group

Santa Clara, California, United States

… "Arch-to-Silicon" lifecycle, developing high-fidelity schedules and handling complex dependencies across design, verification, physical implementation and tape-out validation Act as the primary strategic liaison between …

Added Oct 27, 2026

Save job

Stryker

(Associate) Manager (m/f/d) Trauma R&D

Schönkirchen, Germany

include mentoring and coaching as well as driving design development excellence in our new product introduction (NPI) landscape and contributing to shape the future …

Added Oct 27, 2026

Save job

RTX

Senior Manager, General Engineering

Cedar Rapids, Iowa, United States

Pay posted by employer$176,238–$251,600 USD per year

… through test and certification. Lead a team of Engineers in complex avionics department, including design, test and certification. Responsible for program performance for cognizant projects and tactical execution …

Added Oct 27, 2026

Save job

Becton Dickinson

Director, Systems Engineering– Pharmacy Automation

USA NC - Durham - Roche Drive

In person
Full time
Regular

… of health™ is our Purpose, and it’s no small feat. It takes the imagination and passion of all of us—from design and engineering to the manufacturing and marketing of our billions of MedTech products per year—to look at …

Added Oct 27, 2026

Save job

Kimberly-Clark

2027 Engineering Co-ops & Internships

Neenah, Wisconsin, United States

Full time
Regular

… under the research and engineering umbrella while working on real projects such as product and process design, improvements to raw materials and finishing supplies, product development and improvement, experimental …

Added Oct 27, 2026

Save job

Becton Dickinson

Quality Engineering Manager

USA CA - San Diego Bldg A&B

In person
Full time
Regular

Pay posted by employer$131,600–$210,500 USD

… Engineering supports the development and implementation of the Quality Management strategy for the WWISD Design Center in collaboration with ISD Quality Leadership. The role provides quality engineering leadership, …

Added Oct 27, 2026

Save job

RTX

Electrical Engineering Manager

McKinney, Texas, United States

… radars, and electronic warfare systems. The team leverages digital, analog, power, and test design skills to provide support throughout the product lifecycle from architecture and design through production …

Added Oct 27, 2026

Save job

Amgen

USA - El Segundo, CA

In person
Full time
Regular

Pay posted by employer$144,599–$215,000

… boundaries Drive team execution (day to day) and execution of upcoming milestones. Work with engineering staff to identify and resolve blockers that impede technical progress and program execution. Coordinate with …

Added Oct 13, 2026

Save job

RTX

Section Head and Mechanical lead - GBE - Coyote Program

Tucson, Arizona, United States

… teams. The successful candidate will be responsible for managing technical activities with rapid design upgrade cycles, hardware build and test, as well as budget and schedule. They will also shape the technical …

Added Oct 27, 2026

Save job

RTX

AMRAAM Software Integrated Product Team Lead (IPTL)

Tucson, Arizona, United States

… shape the future of aerospace and defense. The ASDS SBU Engineering Execution Team is seeking a Principal Engineer to serve as a Software Integrated Product Team Lead for an AMRAAM® development program. In this role, you …

Added Oct 27, 2026

Save job

Intel

Memory Layout Manager

Bengaluru, Karnataka, India

View job

Save job

About this opportunity

Original employer description

Job Details:

Job Description:

The Role and Impact We are seeking a skilled and motivated Layout Design Engineering Manager to lead a team of layout engineers in delivering best in class SRAM,RF,ROM,CAM Memory compiler designs across the Intel's bleeding FinFETs,GAA technologies. In this role, you will champion technical execution by overseeing compiler friendly and optimized floorplanning, high-density,performance based placement and routing template, and rigorous physical sign-off processes including DRC, LVS, Yield, DFM, Density, parasitic extraction, Noise Reliability i.e. EM, IR. You will provide technical guidance, set clear goals, and foster cross-functional collaboration with circuit design, Tilers, and foundry teams to meticulously optimize memory area, performance, power, and yield. Beyond daily execution, you will spearhead layout methodology innovations, establish advanced automation flows using SKILL, Python, or Tcl, and cultivate a culture of technical excellence by mentoring senior and staff-level engineers. The role requires a strong vision for leveraging AI and ML technologies (such as reinforcement learning for routing or predictive analytics for DRC debugging) to make execution significantly more efficient, robust, and high-quality. Business group The Intel Foundry group plays a pivotal role in enabling innovative semiconductor manufacturing solutions that power Intel's products and those of our partners worldwide. As part of the BA Memories organization, this position supports the development of advanced memory technologies and methodologies, empowering Intel's mission to shape the future of technology and create world-changing advancements. Key Responsibilities - Lead and mentor a team of layout design engineers to developed world class memory compiler designs on FinFets/GAA technologies, ensuring alignment with organizational goals and timelines. - Oversee the design, development, modification, analysis, and verification of memory compiler layout designs. - Provide technical guidance for analog, digital, memory, and standard cell layout methodologies, compilers, tools, and flows. - Enable teams to execute effectively by setting clear objectives, maintaining accountability and facilitating productive workflows through AI-driven EDA tools and generative machine learning models into the design lifecycle to automate repetitive layout tasks, accelerate routing, and optimize cell placement. - Drive team results by inspiring and developing team members, modeling Intel values, and fostering a supportive and collaborative environment. - Manage resources effectively to optimize project execution and meet performance targets.

Qualifications:

Minimum Qualifications - Candidates must possess a Bachelor's or Master's degree in Electronics, Electrical, or VLSI Engineering paired with 15+ years of deep technical experience in memory compiler layout design and management. - You must have a proven track record of successful tape-outs on cutting-edge foundry geometries (such as 3nm, 2nm, or below) using industry-standard EDA environments like Cadence Virtuoso, Siemens Calibre, and Synopsys IC Validator along with expert-level proficiency in driving layout methodologies and flows for analog, digital, memory, and standard cells. - Demonstrated ability to lead teams and manage complex projects effectively. - Demonstration of strong emotional intelligence, exceptional interpersonal communication, and an ability to lead, scaling high-performing engineering teams in a fast-paced semiconductor environment. Preferred Qualifications - Strong communication and interpersonal skills with the ability to collaborate across teams and disciplines. - Experience in strategic decision-making and performance management for technical teams. - A track record of fostering innovation and driving a culture of excellence. - Passion for developing team members and maintaining a productive and inclusive work environment. Join us in shaping the future of technology and take your leadership and technical expertise to the next level by driving meaningful innovation at Intel.

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location:

India, Bangalore

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Why this result? · Employer labels

Keywords also found in description

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.