635 matching jobs for “ASIC Design Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Nvidia

Principal Chip Lead, Silicon Co-Design Group

Santa Clara, California, United States

The Silicon Co-Design Group (SCG) sits at the crossroads of architecture, design, marketing, operations, and productization. Our …

Added Oct 27, 2026

Save job

Cisco Systems

DFT ASIC Engineering Technical Leader | ATPG | 10 to 14 years | Bangalore

Bengaluru, Karnataka, India

… environment within a world-class corporation, pushing the boundaries of advanced silicon technologies. Our design center brings together all silicon hardware and software development disciplines, promoting an atmosphere …

Added Oct 27, 2026

Save job

Cisco Systems

System Hardware Board Design Engineering Lead (Onsite)

Milpitas, California, United States

Pay posted by employer$171,600–$245,000

… and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and …

Added Oct 27, 2026

Save job

Cisco Systems

ASIC DFT Technical Leader || MBIST, SCAN , ATPG, Testmax, Tessent, Post Silicon Validation || Expereince - 11+ years

Bengaluru, Karnataka, India +1 location

… the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and …

Added Oct 27, 2026

Save job

Cisco Systems

Hardware Engineer

Hsinchu, Taiwan, Taiwan +1 location

Added Oct 27, 2026

Save job

Broadcom

DFT Engineer

Austin, Texas, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development …

Added Nov 7, 2026

Save job

Broadcom

DFT Engineer

Austin, Texas, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development …

Added Nov 7, 2026

Save job

Broadcom

DFT Engineer

San Jose, California, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California …

Added Nov 7, 2026

Save job

Broadcom

DFT Engineer

San Jose, California, United States

Full time
Regular

DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose. California …

Added Nov 7, 2026

Save job

Broadcom

Reliability Engineer

Fort Collins, Colorado, United States

Full time
Regular

Pay posted by employer$109,700–$175,500 USD per year

Job Description : Broadcom is a world leader in custom ASIC design including but not limited to cutting edge AI solutions. Broadcom is in search of a Reliability …

Added Oct 13, 2026

Save job

Cisco Systems

Hardware Engineer

Hsinchu, Taiwan, Taiwan +1 location

Added Oct 27, 2026

Save job

Marvell Technology

Principal Engineer, DFT

Bengaluru, Karnataka, India

Regular

… fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact As a Principal Engineer-DFT with Marvell, you’ll be a member of the Connectivity business group. Connectivity solutions from …

Added Nov 3, 2026

Save job

Cisco Systems

HW Engineer

San Jose, California, United States

Pay posted by employer$152,500–$219,200

Own and manage day-to-day operation of the hardware lab supporting ASIC bring-up, EVB development, validation, and system debug. Ensure lab readiness for critical milestones such …

Added Oct 27, 2026

Save job

Broadcom

DFT Lead Engineer

Austin, Texas, United States

Full time
Regular

Pay posted by employer$143,800–$230,000 USD per year

Principal DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development …

Added Nov 7, 2026

Save job

Broadcom

DFT Lead Engineer

San Jose, California, United States 2 postings

Full time
Regular

Pay posted by employer$143,800–$230,000 USD per year

Principal DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California, …

Added Nov 4, 2026

Save job

Broadcom

Senior DFT engineer

Singapore-Yishun 6 postings

Full time
Regular

We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team. The successful candidate will be …

Added Nov 3, 2026

Save job

Cisco Systems

Software Engineer

Bengaluru, Karnataka, India

… outstanding team works in a startup atmosphere within a stable and leading corporate environment, and our design center hosts all silicon Hardware and Software development fields under one roof. Our devices are crafted …

Added Oct 30, 2026

Save job

Nvidia

GPU Verification Engineer

Westford, Massachusetts, United States

We are now looking for a GPU Verification Engineer. NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs . This …

Added Oct 27, 2026

Save job

Marvell Technology

Senior Engineer - Firmware Engineer

Santa Clara, California, United States

Full time
Regular

Contribute to all phases of software development from requirement gathering through architect/design, implementation, UT/Functional testing and maintaining multiple software components. Create innovative …

Added Nov 3, 2026

Save job

Broadcom

Firmware Engineer

Fort Collins, Colorado, United States +1 location

Full time
Regular

Pay posted by employer$109,700–$175,500 USD per year

Broadcom’s ASIC Products Division is seeking a highly skilled Firmware Engineer to join our embedded systems development …

Added Oct 5, 2026

Save job

Nvidia

Principal Chip Lead, Silicon Co-Design Group

Santa Clara, California, United States

View job

Save job

About this opportunity

Original employer description

The Silicon Co-Design Group (SCG) sits at the crossroads of architecture, design, marketing, operations, and productization. Our work spans early architecture through final product delivery across Datacenter, Gaming, Robotics, Automotive, and Embedded markets. We work closely across functions to deliver chips that change what is possible.

NVIDIA’s Silicon Co-Design Group is hiring a Chip Lead to serve as the technical lead for one of our most consequential silicon programs! This is not project management, and it is not a senior IC role. You are the person the program partners with on its hardest technical questions — when the right answer is not obvious, and when leadership needs a single technical perspective to align on direction. You are accountable for the technical integrity of the chip end-to-end. You guide co-design feature integration, help resolve the toughest multi-functional bugs, and serve as the project-specific custodian of the qualification playbook. The program runs cleaner because you are on it!

What you’ll be doing:

You will partner across design, validation, software, and manufacturing to keep the program’s technical narrative clear and on track. Day to day, you will:

Serve as the single technical point of contact for multi-functional decisions, issues, and trade-offs.
Co-lead program-level feature integration from chip to system, surfacing inter-function dependencies and guiding them to resolution.
Help resolve the program’s hardest multi-functional bugs by translating ambiguous, multi-team symptoms into root-cause closure on areas such as HBM, power and thermal, high-speed I/O, and packaging.
Steward the qualification playbook. When the playbook does not fit a situation, guide the mitigations and capture the lessons as reusable methodology for other SSG programs.
Shape the program’s technical narrative by surfacing key risks, trade-offs, and mitigations as decision-ready options for executive leadership.
Mentor Chip Leads on adjacent silicon programs and contribute to SCG-wide methodology through post-mortems and write-ups.
Lead the program’s Critical Debug and SCG Technical Execution forums, and represent the chip externally with early insight into technical risks.

What we need to see:

BS or MS (or equivalent experience) in Electrical or Computer Engineering, plus over a decade of proven track record in post-silicon bring-up, validation, or system integration leadership at a major semiconductor company, including work on multiple shipped silicon products.
15+ years of experience.
Strong end-to-end understanding of SoC and ASIC architecture, with recognized expertise in at least one subsystem such as HBM, SerDes, power and thermal, or packaging.
Specific examples of silicon-level impact, such as faster bring-up, fewer escapes, yield recovery, or methodology contributions — especially turning ambiguous, multi-team failure modes into root-cause closure with reusable workarounds and write-ups.
A track record of guiding technical decisions across functional boundaries without direct reporting authority, and translating sophisticated silicon issues into clear options for executive audiences.

Ways to stand out from the crowd:

Prior experience as a Chip Lead, Project Tech Lead, or Principal or Distinguished Engineer on a flagship GPU, AI accelerator, CPU, networking ASIC, or other large SoC. Patents, conference papers, invited talks, or recognized contributions to silicon validation, post-silicon debug, or co-design integration are a plus.
A history of building and sharing technical methodology beyond a single program — reusable playbooks, debug frameworks, or standards adopted by other teams. Hands-on debug experience with HBM, high-speed I/O, power and thermal, or packaging is welcome.
Comfort working through ambiguity with globally distributed teams, and a habit of surfacing the right risks and recommendations to leadership without being asked. Bonus points for using AI tools to lift team velocity, not just personal productivity.

NVIDIA is widely considered one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you build things others depend on and leave systems better than you found them, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 232,000 USD - 368,000 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until September 27, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Why this result? · Employer labels

Keywords also found in description

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.