ASIC Verification Engineer · AnywhereEdit
Filters
Work arrangement
Work arrangement
Schedule
Schedule
Employment type
Employment type
Seniority
Seniority
Employer
Employer

More employers match. Refine your search to find them.

399 matching jobs for “ASIC Verification Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

GE HealthCare Technologies

FPGA Designer

NY06-01-Niskayuna-GRC

Pay posted by employer$120,000–$180,000

… to fostering a culture of respect, transparency, and unyielding integrity. We are seeking a Firmware Engineer specializing in FPGA development and embedded real time control, with strong skills in digital design and …

Added Oct 27, 2026

Cisco Systems

Senior Physical Design CAD

Caesarea, Israel +1 location

Silicon One is seeking a CAD Engineer to join the Cisco Silicon One Physical Design team. Meet the Team You'll be part of the Cisco Silicon One …

Added Oct 27, 2026

Cisco Systems

Physical Design Manager

Caesarea, Israel +1 location

… Your Impact You'll be part of the Cisco Silicon One team, which is at the heart of Cisco’s software and ASIC design efforts. As the Physical Design Manager, you will provide strategic and technical leadership to a …

Added Oct 27, 2026

Cisco Systems

System Hardware Board Design Engineering Lead (Onsite)

Milpitas, California, United States

Pay posted by employer$171,600–$245,000

… and data centers with a fully unified routing and switching portfolio. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our …

Added Oct 27, 2026

Cisco Systems

Hardware Engineering Technical Leader

Milpitas, California, United States

Pay posted by employer$171,600–$245,000

… shaping Cisco's ground-breaking solutions by design ing, developing, and test ing some of the most complex ASIC s being developed in the industry. The Cisco Service Provider Routing Hardware Engineer ing team develops …

Added Oct 27, 2026

Intel

Neuromorphic Front-End Silicon Lead

Hillsboro, Oregon, United States +4 locations

Pay posted by employer$220,920–$311,890 USD per year

… Overview As our silicon team grows, we are seeking a front-end silicon lead to manage both the design and verification of our neuromorphic chiplets and IP. This principal-level role calls for a talented technical leader with a …

Added Oct 27, 2026

Nvidia

Security Architect - New College Grad 2026

Santa Clara, California, United States

… into practical engineering mentorship for hardware, firmware, and software teams. Review architecture, verification, and firewall specifications with guidance from senior architects to help assess whether IPs meet platform …

Added Oct 27, 2026

Intel

Senior Technical Lead - CPU Physical Design

Bengaluru, Karnataka, India

… Floorplanning and Design Planning Placement and Optimization Clock Tree Synthesis Routing and Physical Verification Timing Closure Power and Area Optimization Signoff Readiness Drive PPA convergence and deliver aggressive …

Added Oct 27, 2026

Marvell Technology

Hardware Signal Integrity Intern, MS - Summer 2027

Santa Clara, California, United States

  • Full time
  • Internship

… component platforms with high-speed Silicon photonics, transmit and receive amplifiers, controller ASIC’s with Marvell DSP’s. These components are made operational with a highly functional embedded firmware. The …

Added Nov 4, 2026

Marvell Technology

Silicon Photonics Intern - PhD (Fall 2026 Start Date)

Ottawa, Ontario, Canada

  • Full time
  • Internship

… component platforms with high speed Silicon photonics, transmit and receive amplifiers, controller ASIC’s with Marvell DSP’s. These components are made operational with a highly functional embedded firmware. The …

Added Nov 3, 2026

Nvidia

Technical Program Manager – DFX Productization

Santa Clara, California, United States

… managers and engineers, as well as cross-functional partners in silicon design, physical design, verification, post-silicon validation, test engineering, operations and software, to drive DFX execution across multiple …

Added Oct 27, 2026

Intel

AI GPU Cache Designer

Santa Clara, California, United States +3 locations

Pay posted by employer$220,920–$311,890 USD per year

The Role and Impact As a SoC Cache Design Engineer, you will play a pivotal role in developing cutting-edge Cache subsystem design for Intel's AI SoCs. You …

Added Oct 27, 2026

Booz Allen Hamilton

Information Assurance Certification Lead

El Segundo, California, United States

Pay posted by employer$99,000–$225,000

… Experience using Micro sof t Office tools Knowledge of Application-Specific Integrated Circuit ( ASIC ) chip design, FPGAs, and integration into ASICs Ability to communicate technical details with internal and …

Added Oct 27, 2026

Analog Devices

Principal System Software Architect

Bengaluru, Karnataka, India

… with experience writing firmware, drivers, or platform-level software Experience with early-stage SoC or ASIC development workflows -- architecture definition through silicon bringup Strong understanding of computer …

Added Nov 3, 2026

Cisco Systems

System Hardware Board Design Engineering Lead (Onsite)

Milpitas, California, United States

Pay posted by employer$171,600–$245,000

… performance, and efficiency required by critical infrastructure. You will collaborate with board design, ASIC, signal integrity, power, software, mechanical, thermal, manufacturing, systems, and supplier teams to …

Added Oct 27, 2026

Cisco Systems

AI Networking Hardware-Mechanical Technical Leader

San Jose, California, United States

Pay posted by employer$171,600–$245,000

… complete system assemblies. We collaborate with suppliers and manufacturing teams throughout development, verification, and production. As a Mechanical Engineering Technical Leader, you will combine design with technical …

Added Oct 27, 2026

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.

Create your account

Open signup in a full page