ASIC Engineer · AnywhereEdit
Filters
Work arrangement
Work arrangement
Schedule
Schedule
Employment type
Employment type
Seniority
Seniority
Employer
Employer

More employers match. Refine your search to find them.

621 matching jobs for “ASIC Engineer”

How results work

Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.

Nvidia

Senior Signal Integrity Engineer – LPU Packaging

Santa Clara, California, United States

… and see how you can make a lasting impact on the world. NVIDIA is now looking for a Senior Signal Integrity Engineer to join our Packaging and Systems team! In this role, you will drive high-speed SerDes channel design, …

Added Oct 27, 2026

Intel

CPU Senior Floor Plan Engineer

Bengaluru, Karnataka, India

… and solving multitude design issues at partition/cluster and full chip. Expertise with multiple aspects of ASIC integration including Floorplanning, Clock and Power distribution, global signal planning, I-O planning and …

Added Oct 27, 2026

Marvell Technology

Optical Engineer, Advanced Photonic IC Development

Singapore, Singapore

  • Regular

… component platforms with high speed Silicon photonics, transmit and receive amplifiers, controller ASIC’s with Marvell DSP’s. These components are made operational with a highly functional embedded firmware. The …

Added Nov 3, 2026

Intel

Senior Design Verification Engineer - Neuromorphic Computing

Hillsboro, Oregon, United States +4 locations

Pay posted by employer$122,440–$232,190 USD per year

… • 3+ years of pre-silicon verification or post-silicon validation experience in SoC accelerators or custom ASIC designs. • 3+ years of experience in UVM and constrained random verification methods. • 2+ years of …

Added Oct 27, 2026

Marvell Technology

Principal Engineer, Engineering Program Management

Hsinchu City

  • Full time
  • Regular

… with key stakeholders Excellent leadership and communication skills Must have a broad background in ASIC or other Microelectronics semiconductor product development 
This role is eligible to participate in …

Added Nov 3, 2026

Marvell Technology

Package Layout Design Staff/Senior Staff Engineer

Bengaluru, Karnataka, India

  • Regular

… You Can Expect Marvell’s Central Engineering team is seeking a talented High-speed IC package development engineer to contribute to the development of advanced microelectronic packages. The engineer will be responsible for …

Added Nov 3, 2026

Northrop Grumman

FPGA Design Engineer Level 3/4 - Linthicum

United States-Maryland-Linthicum

Pay posted by employer$119,600–$179,400

… team members Documentation of design and analysis reports as well as test reports Level 3 FPGA Design Engineer Basic Qualifications: (Level 3 education requirements) Bachelors in STEM discipline with 5 years of related …

Added Nov 3, 2026

Marvell Technology

Timing & Power Analysis CAD Engineer

Bengaluru, Karnataka, India

  • Regular

… validate, and deliver power analysis reports (dynamic, leakage, glitch) to design teams across multiple ASIC projects by building power dashboard Experience with PrimePower RTL 2.0 adoption for early-stage power …

Added Nov 3, 2026

Cisco Systems

C++ Software Engineer – SDK System & Performance

Belgrade, Central Serbia, Serbia

… CISCO Silicon One™, are building SDK, firmware, simulator, and compiler for the top-of-the-line Networking ASIC. The SDK System & Performance team manages all of SDK features that are device agnostic. This involves …

Added Oct 27, 2026

Location reference: GeoNames (CC BY 4.0), normalized by Referizz.

Create your account

Open signup in a full page