Nvidia
ASIC Floorplan Design Engineer - New College Grad 2026
Santa Clara, California, United States
We are now looking for a ASIC Floorplan Design Engineer - New College Graduate. NVIDIA is seeking a talented ASIC Floorplan Engineer to …
Searching jobs…
ASIC Engineer · AnywhereEdit
Filters
558 matching jobs for “ASIC Engineer”
How results work
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Nvidia
ASIC Verification Engineer - New College Grad 2027
Santa Clara, California, United States
… work. Come join the team and see how we can make a lasting impact on the world. We are seeking to hire a ASIC Verification Engineer - New College Grad 2027 to contribute to the design verification activities that …
Boeing
ASIC / FPGA Design Verification Engineer – (Lead or Senior)
USA - El Segundo, CA +1 location
- Full time
- Regular
Pay posted by employer$146,200–$197,800
… influence, and leadership of verification efforts across complex programs. Overview Engineers support ASIC, FPGA, and SoC verification activities across advanced aerospace programs including space systems, …
Boeing
ASIC / FPGA Design Verification Engineer - (Associate or Experienced)
USA - El Segundo, CA +1 location
- Full time
- Regular
Pay posted by employer$98,600–$133,400
ASIC / FPGA Design Verification Engineer - (Associate or Experienced) Company: Boeing Space, Intelligence & …
Cisco Systems
ASIC Design Verification Engineer | UVM | Exp. 8+ years
Bengaluru, Karnataka, India
… and efficient performance. Support testing of design in emulation. Lead all aspects of and manage the ASIC bring-up process. Minimum Qualifications Bachelor’s Degree or equivalent experience in EE, CE, or other …
RTX
Senior Electrical Engineer - ASIC/FPGA Verification (Onsite)
Cedar Rapids, Iowa, United States
… the future of aerospace and defense. We are seeking an experienced and driven Senior Electrical or Computer Engineer to play a key role in the design, implementation, and verification of advanced testbenches supporting …
Nvidia
Senior ASIC Design Engineer, GPU Core Pipeline IP
Bengaluru, Karnataka, India
NVIDIA is seeking a highly enthusiastic and motivated Design Engineer to design and implement the next generation of control subsystems for the world’s leading GPUs. This …
Cisco Systems
Senior ASIC Engineer - Post Silicon Validation
San Jose, California, United States
Pay posted by employer$167,700–$245,200
… Join us to power the future of the digital world. Your Impact: In this role as a Post-Silicon Validation Engineer, you will be responsible for: Planning and setting up Silicon Bring-up infrastructure, including system …
Nvidia
ASIC TOP Floorplan Intern, 2027
China, Shanghai
We are now looking for an Intern ASIC TOP Floorplan Design Engineer. NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement …
Nvidia
ASIC Physical Design Engineer - New College Grad 2027
China, Shanghai
… of the implementation of the construction chip is the guarantee of the company's competitiveness. As an ASIC-PD engineer at NVIDIA, you'll be responsible for the stage from RTL frozen to tape out, include synthesis, …
RTX
Senior ASIC/FPGA Verification Engineer (Onsite)- Active Secret
US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A
… the future of aerospace and defense. Collins Aerospace is seeking a highly skilled and innovative Senior ASIC/FPGA Verification Engineer to join our Applied Research and Technology (ART) Microelectronics Technology …
Cisco Systems
ASIC Design Verification Engineer | UVM | Exp 8+ Years
Bengaluru, Karnataka, India
… and efficient performance. * Support testing of design in emulation. * Lead all aspects of and manage the ASIC bring-up process. Minimum Qualifications * Bachelor’s Degree with 7+ years of relevant ASIC design …
Nvidia
Senior ASIC Verification Engineer, Coherent High Speed Interconnect
Toronto, Ontario, Canada
We are now looking for a Senior ASIC Verification Engineer for our Coherent High Speed Interconnect team! For two decades, we have pioneered …
Nvidia
ASIC Clocks Verification Engineer - New College Grad 2026
Santa Clara, California, United States
… and intelligence. Make the choice to join us today. The GPU clocks group is looking for an exceptional ASIC Clocks Verification Engineer. The team is responsible for crafting all aspects of GPU clocking. The team …
RTX
Principal FPGA/ASIC Verification Engineer (Onsite)- Active Secret
US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A
… aerospace and defense. We are seeking an experienced and highly motivated Principal Electrical or Computer Engineer to lead the design, implementation, and verification of advanced testbenches for a portfolio of …
Cisco Systems
Senior ASIC DFT DV Engineer (Hybrid)
San Jose, California, United States
Pay posted by employer$167,700–$245,200
Cisco Systems
Senior ASIC DFT DV Engineer (Hybrid)
San Jose, California, United States +1 location
Pay posted by employer$167,700–$245,200
Cisco Systems
ASIC Packaging Signal/Power Integrity Hardware Engineer (Hybrid)
San Jose, California, United States
Pay posted by employer$155,000–$222,600
… and data centers with a fully unified routing and switching portfolio. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our …
Cisco Systems
ASIC Packaging Signal/Power Integrity Hardware Engineer (Hybrid)
San Jose, California, United States
Pay posted by employer$155,000–$222,600
… and data centers with a fully unified routing and switching portfolio. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our …
RTX
Sr Electrical Engineer – Design Verification - FPGA/ASIC (Onsite)
Cedar Rapids, Iowa, United States
… maintain reusable verification components, testbenches, sequences, and functional coverage models. Perform ASIC/FPGA/SoPC verification using simulation, inspection, analysis, and hardware test methods. Conduct …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.