E-core CPU Layout Design Engineer
Malaysia, Penang +1 location
The Role and Impact As an E-Core (Atom) CPU Layout Design Engineer, you will play a pivotal role in shaping the physical layout of Intel's cutting-edge Atom …
Searching jobs…
Exact titles rank first, then title variations and keywords in descriptions. These labels aren't qualification scores. Without keywords, recently added jobs appear first.
Malaysia, Penang +1 location
The Role and Impact As an E-Core (Atom) CPU Layout Design Engineer, you will play a pivotal role in shaping the physical layout of Intel's cutting-edge Atom …
USA - Huntsville, AL
Pay posted by employer$112,200–$151,800
Design high speed digital circuits and perform signal integrity analysis Focus on electronic systems and …
Malaysia, Penang
… CPU products. Whether you're a college graduate eager to launch your career or an experienced engineer ready to solve some of the industry's most complex technical challenges, you'll have the opportunity to …
Santa Clara, California, United States +2 locations
NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. …
China, Beijing, Haidian, Xixiaokou
Technical Leadership Lead block-level and chip-level digital architecture definition, RTL design, and implementation for digital SoCs. Drive key architecture and micro-architecture decisions, balancing …
Bengaluru, Karnataka, India +1 location
… work. Come join the team and see how you can make a lasting impact on the world. We are now looking for RTL Design engineers for our BOOT and Power management Subsystem Design deployed in Automotive and Client chips. As …
Santa Clara, California, United States
NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have …
Santa Clara, California, United States
… people in the world and there has never been a more exciting time to join our team! We are seeking an ASIC Design Engineer - New College Graduate to implement the world’s leading SoC's and GPU's. This position offers the …
USA - El Segundo, CA +1 location
Pay posted by employer$146,200–$197,800
ASIC / FPGA Digital Design Engineer – (Lead or Senior) Company: Boeing Space, Intelligence & Weapons Systems has an exciting …
Malaysia, Penang +1 location
The Role and Impact: As an E-Core (Atom) CPU Layout Design Engineer, you will play a pivotal role in shaping the physical layout of Intel's cutting-edge Atom …
USA - El Segundo, CA +1 location
Pay posted by employer$98,600–$133,400
ASIC / FPGA Digital Design Engineer – (Associate or Experienced) Company: Boeing Space, Intelligence & Weapons Systems has an exciting …
Santa Clara, California, United States
… (DIP) group at NVIDIA develops IP for every chip designed at NVIDIA. This group works closely with internal SOC design, silicon testing, and productization teams that turn our IP into products that change the world. One …
Malaysia, Penang
The Role and Impact We are seeking an EDA Tools Hardware Engineer to develop and enhance cutting-edge engineering design automation tools, methodologies, and workflows. In …
Bengaluru, Karnataka, India
… Server and Client products. The manager will own end-to-end execution of the MEU cluster across RTL Design, Design Verification, and Formal Verification, driving feature development from architecture definition …
USA - Huntsville, AL
Pay posted by employer$112,200–$151,800
Focus on electrical design, simulation, verification, and validation testing of high-speed printed circuit board design and electronic …
China, Shanghai +1 location
… of computers, robots, and self-driving cars that can understand the world. We are now looking for Physical Design Engineer in Shanghai/Beijing office. What you will be doing: A role in physical design for NVIDIA GPU and …
USA - El Segundo, CA +1 location
Pay posted by employer$98,600–$133,400
Design and implement DFT architectures: TAP/JTAG, IJTAG (IEEE 1687), Boundary Scan (BSCAN), MBIST, and scan …
Bengaluru, Karnataka, India
We are seeking a highly experienced and motivated Senior Technical Lead - CPU Physical Design to lead the physical implementation of next-generation CPU IPs from floorplanning through signoff. The …
Pune, Maharashtra, India +1 location
The Digital Design Lead for the Client Optics Group (COG) provides essential technical leadership in the development of …
IND19-01-Bengaluru-EPIP 122 (Phase II)
Summary We are seeking an experienced Lead Electrical Systems Engineer to lead the design, development, architecture, integration, verification and lifecycle support of complex …
Location reference: GeoNames (CC BY 4.0), normalized by Referizz.